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Abstract
Efficient constructions for quantum logic are essential since quantum computation
is experimentally challenging. This thesis develops quantum logic synthesis as a
paradigm for reducing the resource overhead in fault-tolerant quantum computing.
The model for error correction considered here is the surface code. After developing
the theory behind general logic synthesis, the resource costs of magic-state distillation
for the T = exp(ipi(I − Z)/8) gate are quantitatively analyzed. The resource costs
for a relatively new protocol distilling multi-qubit Fourier states are calculated for
the first time. Four different constructions of the fault-tolerant Toffoli gate, including
two which incorporate error detection, are analyzed and compared. The techniques
of logic synthesis reduce the cost of fault-tolerant quantum computation by one to
two orders of magnitude, depending on which benchmark is used.
Using resource analysis for T gates and Toffoli gates, several proposals for con-
structing arbitrary quantum gates are compared, including “Clifford+T” sequences,
V -basis sequences, phase kickback, and programmable ancilla rotations. The applica-
tion of arbitrary gates to quantum algorithms for simulating chemistry is discussed as
well. Finally, the thesis examines the techniques which lead to efficient constructions
of quantum logic, and these observations point to even broader applications of logic
synthesis.
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Chapter 1
Introduction to Quantum
Computing
Quantum computing is a research field that promises to solve problems that nor-
mal computers cannot, using quantum physics. The notion of a powerful computer
built on the esoteric rules of quantum mechanics sounds like an idea from science fic-
tion, and the field has generated considerable interest in technical communities and
the general public. However, quantum computing is built on very sound principles.
There is ample theoretical analysis that shows the concept is viable, under the right
conditions [1–3]. Furthermore, intense experimental work is steadily improving the
reliability of quantum hardware [4–6]. Quantum computing is not science fiction,
and the best evidence for this assertion is that the future of the field is not novel
discoveries in physics, but rather steady advances in engineering.
The topic of this thesis is quantum logic synthesis. This is just one component
of designing a quantum computer, but I will argue several times that it is a very
important component. Logic synthesis is concerned with arranging the instructions
in a quantum computer to minimize resource costs, such as number of quantum
bits (“memory”) and gates (“calculations”). Based on current understanding of ex-
perimental hardware, error correction will be the most costly feature of a quantum
computer, and logic synthesis will play a crucial role in managing these costs.
As an introduction to the subject, this chapter gives a high-level overview of
1
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quantum computing. I start with applications, just to show why the field has attracted
the attention of so many. The next section gives a basic primer on quantum bits,
gates, and measurement. The last section covers the greatest challenge for quantum
information, noise and errors. For a more comprehensive introduction, I refer the
reader to Ref. [7].
1.1 Applications of Quantum Computing
Quite a few applications for quantum computers have been identified. A website
maintained by Stephen Jordan has the most comprehensive list that I have seen
(“Quantum Algorithm Zoo,” [8]), which currently counts 50 different algorithms. The
performance advantage for each over a classical computer varies, from polynomial to
exponential to unknown. Some applications are very general, while others address
narrowly defined problems. This section discusses just a handful of these algorithms,
the ones which I think will have the greatest impact.
Shor’s integer-factoring algorithm [9] is one of the oldest and most widely known
applications of quantum computing. Due to the connection to RSA cryptography [10],
the integer factoring problem was already a problem of considerable interest to com-
puter science. The heart of the matter is that multiplication of integers is compu-
tationally efficient (polynomial-bounded time and space complexity), but no efficient
method in classical computing is known to decompose an integer into its prime factors.
For some time, the digital security firm RSA Security (founded by the creators of the
protocol) held an open challenge to factor numbers typical of the RSA protocol [11].
In this case, the number to be factored is N = pq, where p and q are prime numbers,
typically both very large in size (e.g. around 1000 bits). Shor’s algorithm demon-
strates that quantum computers can factor such a number in polynomial-bounded
time and space. Nevertheless, the computation is rather complex when error correc-
tion is included, requiring perhaps millions of qubits and billions of gates [12–14].
Simulating quantum physics is another problem ideal for quantum computers [15,
16]. In this application, the state of a quantum system is encoded into quantum
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bits, and the time evolution of this state is reproduced in simulated time using quan-
tum gates. Many useful quantities can be calculated, such as energy eigenvalues and
chemical reaction rates [17]. Simulation algorithms will be examined in more detail in
Chapter 8. Multiple forms of encoding are possible, and the choice has consequences
for the way logic is synthesized. More recently, a closely related linear systems al-
gorithm has been proposed [18], which may have promising applications like solving
partial differential equations for electromagnetic scattering [19].
In these and other cases, the quantum computer solves a particular computational
task better than a conventional computer. Even in doing so, the quantum computer
requires substantial classical computing support for pre- and post-processing, as well
as managing the considerable task of quantum error correction [20, 21]. For these
reasons, quantum computers are appropriately viewed as “co-processors” that perform
specialized tasks in a classical-quantum hybrid computing environment.
1.2 Quantum States, Operations, and Measure-
ment
The information states in a quantum computer are normalized, complex-valued vec-
tors. The elements of each such vector correspond to the projection into a basis. The
most common basis will be the “computational basis”, which is spanned by binary
values. For example, a single quantum bit, or qubit, is a superposition of the states
|0〉 and |1〉 (the “ket” notation is a convention for identifying states). Quantum states
must be normalized, so an arbitrary qubit state can be specified by
|ψ〉 = α|0〉+ β|1〉, (1.1)
subject to the constraint that
|α|2 + |β|2 = 1. (1.2)
Normalization ensures that, for measurement processes, the sum of probabilities for all
outcomes sums to one. Quantum states can consist of multiple qubits. Furthermore,
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Figure 1.1: Example of a quantum circuit diagram. The X gate flips the top qubit
to |1〉, then the CNOT will flip the state of the bottom qubit.
“global phase,” which is a scalar eiφ coefficient to any state, is meaningless in quantum
mechanics. In general, the possible n-qubit states span a basis of dimension 2n, with
the additional degrees of freedom of allowing complex amplitudes. For simplicity,
states consisting of multiple qubits use abbreviated state notation, such as |1〉⊗ |0〉⊗
|1〉 ≡ |101〉.
Some notational shorthand will be used throughout this thesis. The Pauli spin
operators, which are used to define operations on a qubit, will be denoted as X ≡ σx,
Y ≡ σy, and Z ≡ σz. Similarly, I is the identity operator, with dimensionality
appropriate for its context. As an example, one might write the projector onto the
|0〉 state as |0〉〈0| = 1
2
(I + Z), where I, like Z, has dimension two.
The state of a quantum system is modified using gates. Each gate U is unitary
operator, meaning U †U = I, where “†” denotes conjugate transpose (Hermitian ad-
joint). One example is X = |0〉〈1|+ |1〉〈0|. When applied to a state, each righthand
“bra” such as 〈0| combines with a ket to form an inner product, which is a scalar-
valued quantity. For example, 〈0|0〉 = 1, because the bra and ket vectors are parallel.
Likewise, 〈1|0〉 = 0, because the two unit vectors are orthogonal. As a result, the
action of X on |0〉 is X|0〉 = (|0〉〈1|+ |1〉〈0|) |0〉 = |0〉(〈1|0〉) + |1〉(〈0|0〉) = |1〉.
A sequence of gates is often illustrated with a “circuit diagram,” as shown in
Fig. 1.1. Operations read left to right in time, so first an X gate flips the state of the
top qubit, then a controlled-NOT (CNOT) gate will apply X to the bottom qubit if
the first is |1〉, otherwise it does nothing. The CNOT is a two-qubit gate, meaning
that it couples the state of two qubits. The output state is |11〉.
In addition to gates, quantum computation also relies on measurement to reveal
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the underlying state. However, the superposition nature of quantum states means
that there is no single basis in which to measure states. This thesis will only con-
sider strong projective measurements, where the measurement process projects the
quantum system into one of several orthogonal states. This can be described using
projectors, such as Pa = |a〉〈a|. A complete measurement basis is defined by the set
{Pi} such that
∑
i Pi = I. For some state |ψ〉, the probability of measuring outcome a
and projecting the system into |a〉 is given by 〈ψ|Pa|ψ〉. The state after measurement
result a is determined by
|a〉 = eiφ Pa|ψ〉√〈ψ|Pa|ψ〉 , (1.3)
which is known as the projection postulate of quantum mechanics (as noted above,
the complex phase here has no effect). Informally, the system becomes consistent
with the observed measurement. Frequently, measurement bases are those of Pauli
operators, which play an important role in error correction [7, 22]. For example, the
computational basis is P0 =
1
2
(I+Z) and P1 =
1
2
(I−Z). This common measurement
operation will be denoted MZ .
In addition to gates and measurement, one must be able to initialize to a well-
defined quantum state. The reason for saving this process for last is that initialization
and measurement are dual operations. They are both non-unitary with respect to
the logical space of computable states. Furthermore, the measurement process can be
used to perform initialization, using the projection postulate of quantum mechanics.
Other methods, such as cooling the system to a ground state, are also used in practice.
1.3 Noise and Decoherence
Quantum operations are not perfect. Gates will probabilistically introduce errors,
and even idle qubits will experience “decoherence,” disturbance from the original
state due to interactions with the environment. In all hardware platforms considered
so far, the error rates are so high as to make error correction mandatory for reliable
computing. Error correction will be the subject of later chapters, so I will just briefly
review quantum errors here.
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In general, an error is any change in the state of a quantum system that is not
perfectly known by the system controller. Errors are modeled with a quantum dis-
tribution known as a density matrix. Previously, I introduced vectors like |0〉 that
are “pure” states, having no error and being perfectly defined. A density matrix is
a probability-weighted distribution of pure states, which gives the likelihood of the
system being in each of those states. For example, ρ = 0.9|0〉〈0|+0.1|1〉〈1| is “mixed”
state for a system with 90% probability of being |0〉. The normalization for a density
matrix is having a trace (sum of diagonal entries) of one: tr(ρ) = 1.
Density matrices are useful for modeling quantum noise. Imagine one starts in
the pure state |+〉 = (1/√2)(|0〉 + |1〉), and this state experiences dephasing noise,
which is a positive probability of the phase being flipped by operator Z. Consider
the dephasing channel D(ρ) = 0.9ρ+ 0.1ZρZ. The initial density matrix is
|+〉〈+| = 1
2
[
1 1
1 1
]
. (1.4)
After dephasing, the state is
D(|+〉) = 1
2
[
1 0.8
0.8 1
]
. (1.5)
If the qubit continues to dephase through t such time intervals, the state is
D(t)(|+〉) = 1
2
[
1 0.8t
0.8t 1
]
, (1.6)
where it becomes clear that dephasing is damping the off-diagonal terms of the density
matrix. In the limit t→∞, dephasing turns the quantum state into an evenly mixed
distribution of states |0〉 and |1〉. Because phase is critically important to most
quantum algorithms, this type of error will corrupt data.
A dephasing event can be modeled with the probabilistic application of operator
CHAPTER 1. INTRODUCTION TO QUANTUM COMPUTING 7
Z. Another common error channel is the depolarizing channel,
E(ρ) = (1− )ρ+ (/3)(XρX + Y ρY + ZρZ) (1.7)
which applies one of the Pauli errors with probability /3 each, for total probability
of error . Viewing error events this way avoids the need to explicitly write density
matrices, allowing one to analyze error correction without knowing the underlying
state. At an abstract level, error correction will act as a filter to catch these errors
by performing measurements which reveal what error (if any) has occurred to the
system. This technique will be used often in Chapters 5–7.
Chapter 2
Architecture of a Quantum
Computer
Quantum computing as an engineering discipline is still in its infancy. Although
the physics is well understood, developing devices which compute with quantum me-
chanics is technologically daunting. While experiments to date manipulate only a
handful of quantum bits [4], this chapter considers what effort is required to build
a large-scale quantum computer. One must consider the faulty quantum hardware,
with errors caused by both the environment and deliberate control operations; when
error correction is invoked, classical processing is required; constructing arbitrary
gate sequences from a limited fault-tolerant set requires special treatment, and so
on. Quantum computer architecture, the subject of this chapter, is a framework to
address the complete challenge of designing a quantum computer.
This chapter provides an overview of the steps for designing a quantum computer,
and it is based on Ref. [13]. The chapter concludes with resource estimates for large-
scale quantum computation. Although they were the best estimates when Ref. [13]
was published, the logic being used was not optimized. The daunting numbers, such
as ∼ 100 million qubits, serve as a pretext for why resource-reduction techniques
through logic synthesis, the subject of this thesis, are so important.
8
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2.1 Layered Architecture Overview
Many researchers have presented and examined components of large-scale quantum
computing. This chapter considers how these components may be combined in an
efficient design, and later chapters introduce methods to improve the quantum com-
puter. This engineering pursuit is quantum computer architecture, which is developed
here in layers. An architecture decomposes complex system behaviors into a manage-
able set of operations. A layered architecture does this through layers of abstraction
where each embodies a critical set of related functions. Each ascending layer brings
the system closer to an ideal quantum computing environment by suppressing errors
and hiding implementation details not needed elsewhere. This section reviews the
field of quantum computer architecture, then discusses the layered architecture of
Ref. [13].
2.1.1 Prior Work on Quantum Computer Architecture
Many different quantum computing technologies are under experimental investiga-
tion [4], but for each a scalable system architecture remains an open research problem.
Since DiVincenzo introduced his fundamental criteria for a viable quantum comput-
ing technology [23] and Steane emphasized the difficulty of designing systems capable
of running quantum error correction (QEC) adequately [24–26], several groups of re-
searchers have examined the architectural needs of large-scale systems [27, 28]. As
an example, small-scale interconnects have been proposed for many technologies, but
the problems of organizing subsystems using these techniques into a complete archi-
tecture for a large-scale system have been addressed by only a few researchers. In
particular, the issue of heterogeneity in system architecture has received relatively
little attention.
The most important subroutine in fault-tolerant quantum computers considered
thus far is the preparation of ancilla states for fault-tolerant circuits, because very
many ancillas are required [12–14]. Taylor et al. proposed a design with alternat-
ing “ancilla blocks” and “data blocks” in the device layout [29]. Steane introduced
the idea of “factories” for creating ancillas [24], as examined later in this chapter.
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Isailovic et al. [12] studied this problem for ion trap architectures and found that,
for typical quantum circuits, approximately 90% of the quantum computer must be
devoted to such factories in order to calculate “at the speed of data,” or where ancilla-
production is not the rate-limiting process. The results in this chapter are in close
agreement with this estimate. Metodi et al. also considered production of ancillas
in ion trap designs, focusing instead on a 3-qubit ancilla state used for the Toffoli
gate [30], which is an alternative pathway to a universal fault-tolerant set of gates.
Some researchers have studied the difficulty of moving data in a quantum pro-
cessor. Kielpinski et al. proposed a scalable ion trap technology utilizing separate
memory and computing areas [31]. Because quantum error correction requires rapid
cycling across all physical qubits in the system, this approach is best used as a unit
cell replicated across a larger system. Other researchers have proposed homogeneous
systems built around this basic concept. One common structure is a recursive H
tree, which works well with a small number of layers of a Calderbank-Shor-Steane
(CSS) code, targeted explicitly at ion trap systems [32, 33]. Oskin et al. [34], build-
ing on the Kane solid-state NMR technology [35], proposed a loose lattice of sites,
explicitly considering the issues of classical control and movement of quantum data
in scalable systems, but without a specific plan for QEC. In the case of quantum
computing with superconducting circuits, the quantum von Neumann architecture
specifically considers dedicated hardware for quantum memories, zeroing registers,
and a quantum bus [5].
Long-range coupling and communication is a significant challenge for quantum
computers. Cirac et al. proposed the use of photonic qubits to distribute entan-
glement between distant atoms [36], and other researchers have investigated the
prospects for optically-mediated nonlocal gates [37–41]. Such photonic channels could
be utilized to realize a modular, scalable distributed quantum computer [42]. Con-
versely, Metodi et al. consider how to use local gates and quantum teleportation to
move logical qubits throughout their ion-trap QLA architecture [30]. Fowler et al. [43]
investigated a Josephson junction flux qubit architecture considering the extreme dif-
ficulties of routing both the quantum couplers and large numbers of classical control
lines, producing a structure with support for CSS codes and logical qubits organized
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in a line. Whitney et al. [44, 45] have investigated automated layout and optimiza-
tion of circuit designs specifically for ion trap architectures, and Isailovic et al. [12, 46]
have studied interconnection and data throughput issues in similar ion trap systems,
with an emphasis on preparing ancillas for teleportation gates [47].
Other work has studied quantum computer architectures with only nearest-neighbor
coupling between qubits in an array [13, 14, 21, 48–51], which is appealing from a hard-
ware design perspective. With the recent advances in the operation of the topological
codes and their desirable characteristics such as having a high practical threshold and
requiring only nearest-neighbor interactions, research effort has shifted toward archi-
tectures capable of building and maintaining large two- and three-dimensional cluster
states [20, 52–54]. These systems rely on topological error correction models [55–58],
whose higher tolerance to error often comes at the cost of a larger footprint in the
hardware, relative to, for example, implementations based on the Steane code [59].
The surface code [14, 56, 57, 60, 61], which is studied throughout this thesis, belongs
to the topological family of codes.
Recent attention has been directed at distributed models of quantum computing.
Devitt et al. studied how to distribute a photonic cluster-state quantum computing
network over different geographic regions [62]. The abstract framework of a quantum
multicomputer recognizes that large-scale systems demand heterogeneous intercon-
nects [63]. For most quantum computing technologies, it may be challenging to
build monolithic systems that contain, couple, and control billions of physical qubits.
Van Meter et al. [64] extended this architectural framework with a design based on
nanophotonic coupling of electron spin quantum dots that explicitly uses multiple
levels of interconnect with varying coupling fidelities (resulting in varying purifica-
tion requirements), as well as the ability to operate with a very low yield of functional
devices. Although that proposed system has many attractive features, concerns about
the difficulty of fabricating adequately high quality optical components and the de-
sire to reduce the surface code lattice cycle time led to the system design proposed
in Ref. [13].
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2.1.2 Layered Framework
A good architecture must have a simple structure while also efficiently managing the
complex array of resources in a quantum computer. Layered architectures are a con-
ventional approach to solving such engineering problems in many fields of information
technology. For example, Ref. [33] presents a layered architecture for quantum com-
puter design software. The architecture developed in Ref. [13] describes the physical
design of the quantum computer, which consists of five layers, where each layer has
a prescribed set of duties to accomplish. The interface between two layers is defined
by the services a lower layer provides to the one above it. To execute an operation,
a layer must issue commands to the layer below and process the results. Designing
a system this way ensures that related operations are grouped together and that the
system organization is hierarchical. Such an approach allows quantum engineers to
focus on individual challenges, while also seeing how a process fits into the overall
design. The architecture is organized in layers to deliberately create a modular design
for the quantum computer.
The layered framework can be understood by a control stack composed of the five
layers in the architecture. Figure 2.1 shows an example of the control stack for the
specific quantum dot architecture considered in this chapter [13], but the particular
interfaces between layers will vary according to the physical hardware, quantum error
correction scheme, etc. that one chooses to implement. At the top of the control stack
is the Application layer, where a quantum algorithm is implemented and results are
provided to the user. The bottom Physical layer hosts the raw physical processes
supporting the quantum computer. The layers between (Virtual, Quantum Error
Correction, and Logical) are essential for shaping the faulty quantum processes in the
Physical layer into a system of reliable fault-tolerant [3, 7, 25, 26, 65, 66] qubits and
quantum gates at the Application layer.
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QEC corrects arbitrary system errors if rate is below threshold
Layer 4: Logical
Construct a substrate supporting universal quantum computation
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Quantum algorithms and interface to classical user
Figure 2.1: Layered control stack which forms the framework of a quantum computer
architecture. Vertical arrows indicate services provided to a higher layer. Originally
published in Ref. [13].
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2.1.3 Interaction between Layers
Two layers meet at an interface, which defines how they exchange instructions or the
results of those instructions. Many different commands are being executed and pro-
cessed simultaneously, so one must also consider how the layers interact dynamically.
For the quantum computer to function efficiently, each layer must issue instructions
to layers below in a tightly defined sequence. However, a robust system must also be
able to handle errors caused by faulty devices. To satisfy both criteria, a control loop
must handle operations at all layers simultaneously while also processing syndrome
measurements to correct errors that occur. A prototype for this control loop is shown
in Fig. 2.2.
The primary control cycle defines the dynamic behavior of the quantum computer
in this architecture since all operations must interact with this loop. The principal
purpose of the control cycle is to successfully implement quantum error correction.
The quantum computer must operate fast enough to correct errors; still, some con-
trol operations necessarily incur delays, so this cycle does not simply issue a single
command and wait for the result before proceeding — pipelining is essential [12, 67].
A related issue is that operations in different layers occur on drastically different
timescales, as discussed later in Section 2.5. Figure 2.2 also describes the control
structure needed for the quantum computer. Processors at each layer track the cur-
rent operation and issue commands to lower layers. Layers 1 to 4 interact in the
loop, whereas the Application layer interfaces only with the Logical layer, making the
algorithm independent of the hardware.
2.2 Quantum Hardware and Control
The essential requirements for the Physical layer are embodied by the DiVincenzo
criteria [23]. The layered framework for quantum computing was developed in tandem
with a specific hardware platform, known as QuDOS (quantum dots with optically-
controlled spins). The QuDOS platform uses electron spins within quantum dots for
qubits. The quantum dots are arranged in a two-dimensional array; Figure 2.3 shows
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Figure 2.2: Primary control cycle of the layered architecture quantum computer.
Whereas the control stack in Fig. 2.1 dictates the interfaces between layers, the control
cycle determines the timing and sequencing of operations. The dashed box encircling
the Physical layer indicates that all quantum processes happen exclusively here, and
the layers above process and organize the operations of the Physical layer. The
Application layer is external to the loop since it functions without any dependence
on the specific quantum computer design. Originally published in Ref. [13].
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GaAs/AlGaAs 
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Quantum Dot
Figure 2.3: Quantum dots in a planar optical microcavity form the basis of the
QuDOS hardware platform. (a) The quantum dots are arranged 1 µm apart in a
two-dimensional square array. The quantum dots trap single electrons, whose spins
will be used for quantum information processing. (b) Side view. The electron spins
are manipulated with laser pulses sent into the optical cavity from above, and two
neighboring quantum dots can be coupled by a laser optical field which overlaps them.
The purple and green layers are AlGaAs and GaAs, grown by molecular beam epitaxy.
The alternating layers form a distributed Bragg reflector (DBR) optical cavity which
is planar, confining light in the vertical direction and extending across the entire
system in horizontal directions. Originally published in Ref. [13].
a cut-away rendering of the quantum dot array inside an optical microcavity, which
facilitates control of the electron spins with laser pulses. Reference [13] argued that
the QuDOS design is a promising candidate for large-scale quantum computing, and
I use it here as a model for generating concrete resource estimates.
The physical qubit used by QuDOS is the spin of an electron bound within an
InGaAs self-assembled quantum dot (QD) surrounded by GaAs substrate [68–73].
These QDs can be optically excited to trion states (a bound electron and exciton),
which emit light of wavelength ∼ 900 nm when they decay. A transverse magnetic
field splits the spin levels into two metastable ground states [74], which form the
computational basis states for a qubit. The energy separation of the spin states is
important for two reasons related to controlling the electron spin [75]. First, the
energy splitting facilitates control with optical pulses. Second, there is continuous
phase rotation between spin states |↑〉 and |↓〉 around the Zˆ-axis on the qubit Bloch
sphere, which in conjunction with timed optical pulses provides complete unitary
control of the electron spin vector.
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The electron spin is bound within a quantum dot. These quantum dots are em-
bedded in an optical microcavity, which will facilitate quantum gate operations via
laser pulses. To accommodate the two-dimensional array of the surface code detailed
in Layer 3, this microcavity must be planar in design, so the cavity is constructed
from two distributed Bragg reflector (DBR) mirrors stacked vertically with a λ/2
cavity layer in between, as shown in Fig. 2.3. This cavity is grown by molecular beam
epitaxy (MBE). The QDs are embedded at the center of this cavity to maximize inter-
action with antinodes of the cavity field modes. Using MBE, high-quality (Q > 105)
microcavities can be grown with alternating layers of GaAs/AlAs [76]. The nuclei in
the quantum dot and surrounding substrate have nonzero spin, which is an important
source of noise that must be suppressed through control techniques like dynamical
decoupling [13, 77–85].
Control in QuDOS uses laser pulses which selectively target quantum dots; see
Ref. [13] for details. The 1-qubit operations are developed using a transverse magnetic
field and ultrafast laser pulses [73, 75]. The construction of a practical, scalable 2-
qubit gate in QuDOS remains the most challenging element of the hardware, and
various methods are currently under development. A fast, all-optically controlled
2-qubit gate would certainly be attractive, and early proposals [69] identified the
importance of employing the nonlinearities of cavity QED. Reference [69] suggests
the application of two lasers for both single-qubit and 2-qubit control; more recent
developments have indicated that both single-qubit gates [75, 86, 87] and 2-qubit
gates [88] can be accomplished using only a single optical pulse.
QuDOS requires a measurement scheme that is still under experimental devel-
opment. The proposed mechanism (shown in Fig. 2.4) is based on Faraday/Kerr
rotation. The underlying physical principle is as follows: an off-resonant probe pulse
impinges on a quantum dot, and it receives a different phase shift depending on
whether the quantum dot electron is in the spin-up or spin-down state (these are
separated in energy by the external magnetic field). Sensitive photodetectors com-
bined with homodyne detection measure the phase shift to enact a projective QND
measurement on the electron spin. Several results in recent years have demonstrated
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Figure 2.4: A dispersive quantum non-demolition (QND) readout scheme for QuDOS.
(a) A probe pulse is sent into a microcavity containing a charged quantum dot.
(b) The cavity-enhanced dispersive interaction between the pulse and the electron
spin creates a state-dependent phase shift in the light which leaves the cavity. Mea-
surement of the phase shift can perform projective measurement on the electron spin.
Originally published in Ref. [13].
the promise of this mechanism for measurement: multi-shot experiments by Bere-
zovsky et al. [89] and Atatu¨re et al. [90] have measured spin-dependent phase shifts
in charged quantum dots, and Fushman et al. [91] observed a large phase shift in-
duced by a neutral quantum dot in a photonic crystal cavity. Most recently, Young
et al. observed a significantly enhanced phase shift from a quantum dot embedded
in a micropillar cavity [92].
2.3 Error Correction and Fault Tolerance
Error correction is essential to quantum computation, given current understanding
of hardware technology. Some of the best experimental results achieve an error-per-
operation of about 10−4 or 10−5 (Refs. [4, 6], and references therein), but even these
impressive feats are not close to the 10−12 to 10−15 error rates needed for large-scale
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quantum algorithms, as will be demonstrated below. The gap can be bridged with
fault-tolerant quantum computing [1, 3, 7, 65], so long as error rates in the hardware
are below a threshold value which is specific to the code being used [2].
The threshold theorem has garnered significant attention in the community, but it
is sometimes mistakenly presumed that the threshold itself is the target performance.
A functioning quantum error correction system must operate below threshold, and
a practical system must operate well below threshold. Later chapters show that the
resources required for error correction become manageable when the hardware error
rate is about an order of magnitude below the threshold of the chosen code. The code
used throughout this thesis is the surface code [55–57, 60], which is distinguished by
requiring only nearest-neighbor operations in two dimensions and by having a high
threshold around 1% error per physical gate [14, 61, 93].
This section discusses some of the features of error correction that are salient
to quantum computer architecture. First, I briefly outline the advantages of the
surface code. Second, I discuss the use of Pauli frames, which is a simple but effective
technique for reducing the number of gates implemented. Finally, I give an overview
of magic-state distillation, which is a powerful technique in fault tolerance and the
subject more intense investigation in Chapter 5.
2.3.1 Surface Code Error Correction
As just mentioned, the primary justifications for the surface code are that it requires
only a two-dimensional geometry of nearest-neighbor gates in the hardware, yet still
has one of the highest threshold error rates of any code considered thus far [14, 57].
There is also evidence that the surface code might have lower overhead than other
codes, when the demands of fault tolerance are considered [94].
In this thesis, I base nearly all of my analysis on a hypothetical quantum computer
that uses surface code error correction. A complete explanation of the code and its
properties is a subject of active research, so I defer to the literature [14, 54–57, 60,
61, 93–100]. Some of the features will be examined throughout the thesis. Chapter 3
shows how to depict the dynamic implementation of operations in the surface code, as
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well as calculating a power-law approximation to how resources scale with increasing
levels of error correction. Still, I only touch on the aspects immediately relevant to
my analysis, and otherwise I assume the reader is familiar with the mechanics of the
surface code.
2.3.2 Pauli Frames
A Pauli frame [101, 102] is a simple and efficient classical computing technique to
track the result of applying a series of Pauli gates (X, Y , or Z) to single qubits. The
Gottesman-Knill Theorem implies that tracking Pauli gates can be done efficiently
on a classical computer [103]. Many quantum error correction codes, such as the
surface code, project the encoded state into a perturbed codeword with erroneous
single-qubit Pauli gates applied (relative to states within the code subspace). The
syndrome reveals what these Pauli errors are, up to undetectable stabilizers and
logical operators, and error correction is achieved by applying those same Pauli gates
to the appropriate qubits (since Pauli gates are Hermitian and unitary). However,
quantum gates are faulty, and applying additional gates may introduce more errors
into the system.
Rather than applying every correction operation, one can keep track of what Pauli
correction operation would be applied, and continue with the computation. This is
possible because the operations needed for error correction are in the Clifford group.
When a measurement in a Pauli X, Y , or Z basis is finally made on a qubit, the result
is modified based on the corresponding Pauli gate which should have been applied
earlier. This stored Pauli gate is called the Pauli frame [101, 102], since instead of
applying a Pauli gate, the quantum computer changes the reference frame for the
qubit, which can be understood by remapping the axes on the Bloch sphere, rather
than moving the Bloch vector.
I want to emphasize that the Pauli frame is a classical object stored in the digital
circuitry that handles error correction. Pauli frames are nonetheless very important
to the functioning of a surface code quantum computer. Layer 3 in the control stack
(Fig. 2.1) uses a Pauli frame with an entry for each qubit in the error-correcting code.
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As errors occur, the syndrome processing step identifies a most-likely pattern of Pauli
errors. Instead of applying the recovery step directly, the Pauli frame is updated
in classical memory. The Pauli gates form a closed group under multiplication (and
global phase of the quantum state is unimportant), so a Pauli frame only tracks one
of four values (X, Y , Z, or I) for each qubit in the hardware.
The Pauli frame is maintained as follows. Denote the Pauli frame at time t as Ft:
Ft =
⊗
j
Pt(j), (2.1)
where Pt(j) = {I,X, Y, Z} is an element from the Pauli group corresponding to qubit
j at time t. Any Pauli gate in the quantum circuit is multiplied into the Pauli
frame and is not implemented in hardware, so Ft+1 =
(⊗
j U{I,X,Y,Z}
)
Ft for all Pauli
gates U{I,X,Y,Z} in the circuit at time t. Other gates UC in the Clifford group are
implemented in hardware, but they also transform the Pauli frame according to
Ft+1 = UCFtU
†
C. (2.2)
When using Pauli frames, the flow of the computation proceeds in the same manner
as if Pauli gates were being implemented, with the only change being how the final
measurement of that qubit is interpreted. The set of Clifford gates is sufficient for
implementing surface code error correction, though one also needs to implement non-
Clifford logical operations for universal quantum computing.
Quantum algorithms need to apply gates UNC outside the Clifford group. When
using a Pauli frame, the gate that is actually implemented, U ′NC, is given by:
U ′NC = FtUNCF
†
t . (2.3)
Note the distinction between this expression and Eqn. (2.2). In Eqn. (2.2), the Pauli
frame is changed by application of Clifford-group gate, but here an unchanging Pauli
frame modifies the gate that is applied.
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2.3.3 Magic-State Distillation
In the layered framework, the Logical layer takes the fault-tolerant resources from
Layer 3 and creates a logical substrate for universal quantum computing. This task
requires additional processing of error-corrected gates and qubits to produce any ar-
bitrary gate required in the Application layer [13]. Quantum error correction provides
only a limited set of gates, such as the Clifford group (or only a subset thereof, as in
the surface code [60]). Although circuits from this set can be simulated efficiently on
a classical computer by the Gottesman-Knill Theorem [7], the Clifford group forms
the backbone of quantum logic.
The Logical layer constructs arbitrary gates from circuits of fundamental gates
and ancillas injected into the error-correcting code [13, 60]. For example, surface
code architectures inject and purify the ancillas |Y 〉 = 1√
2
(|0〉+ i|1〉) and |A〉 =
1√
2
(|0〉+ eipi/4|1〉); then the surface code consumes these ancillas in quantum circuits
to produce S = exp(ipi(I − Z)/4) and T = exp(ipi(I − Z)/8) gates, respectively [7,
56, 57, 60]. Because the ancillas are faulty, they must be purified through a process
known as magic-state distillation [13, 57, 60, 64, 104–107].
Magic-state distillation will be examined at length in Chapter 5. For now, I only
want to explain the simple method that was used in Ref. [13]. Consider the process
of distilling the ancilla state |A〉 that is used to construct the T gate [13, 57, 60, 104].
Figure 2.5 provides an illustration of why this process is important by showing the
fault-tolerant construction of a Toffoli gate at the Application layer using distilled
ancillas at the Logical layer. Two separate analyses contend that ancilla distillation
circuits constitute over 90% of the computing effort for a single Toffoli gate [12, 13].
Viewed another way, for every qubit used by the algorithm, approximately 10 qubits
are working in the background to generate the necessary distilled ancillas.
The circuit in Fig. 2.5 shows one level of |A〉 distillation, but a lengthy computation
like Shor’s algorithm will typically require two levels, where the outputs of the first
round are distilled again. Moreover, since perhaps trillions of distilled |A〉 ancillas
will be needed for the entire algorithm, QuDOS uses a “distillation factory” [24, 64],
which is a dedicated region of the computer that continually produces these states
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Figure 2.5: A Toffoli gate (|x, y, z〉 → |x, y, z ⊕ xy〉) at the Application layer is con-
structed with assistance from the Logical layer, using the decomposition in Ref. [7].
There are only three application qubits, but substantially more logical qubits are
needed for distillation circuits in Layer 4. The |A(2)〉 ancillas are the result of two
levels of distillation (|A(0)〉 is an injected state) on the ancilla required for T gates.
Note that each time an ancilla is used with measurement, the Pauli frame may need
to be updated. The ancilla-based circuit for S gates is not shown here, for clarity.
Modified from version published in Ref. [13].
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Parameter Symbol Value
Circuit depth 6 clock cycles
Circuit area Adistill 12 logical qubits
Circuit volume V
(|A(1)〉) 72 qubits×cycles
Factory rate (level n) Rfactory
(|A(n)〉) Afactory/V (|A(n)〉)ancillas/cycle
Table 2.1: Resource analysis for a distillation factory. These factories are crucial to
quantum computers which require ancillas for universal gates. Magic-state distillation
uses Clifford gates and measurement, so the circuit can be deformed to reduce depth
and increase area, or vice versa, while keeping volume approximately constant.
as fast as possible. Speed is important, because ancilla distillation can be the rate-
limiting step in quantum circuits [12]. Figure 2.5 shows how to construct a Toffoli
gate, but the T gates can be used to approximate any other gate as well (see Ref. [7];
more details in Chapter 7).
Each |A〉 distillation circuit will require 15 lower-level |A〉 states, but they are
not all used at the same time. For simplicity, set the “clock cycle time” for each
gate equal to the time to implement a logical CNOT, so that with initialization and
measurement, the distillation circuit requires 6 cycles. By only using |A〉 ancillas when
they are needed, the circuit can be compacted to require at most 12 logical qubits at
any time. The computing effort can be characterized by a “circuit volume,” which is
the product of logical memory space (i.e. area of the computer) and time. The circuit
volume of |A〉 distillation is V (|A(1)〉) = (12 logical qubits) × (6 clock cycles) = 72.
A two-level distillation will require 16 distillation circuits, or a circuit volume of
V
(|A(2)〉) = 1152. An efficient distillation factory with area Afactory will produce on
average Afactory/V
(|A(2)〉) distilled ancillas per clock cycle. Table 2.1 summarizes of
these results.
As a research effort, magic-state distillation has exploded in the last year. Chap-
ter 5 will cover these matters in more detail, but many new results were produced in
the short time since Ref. [13] was published. Fowler and Devitt developed a highly ef-
ficient implementation of distillation in the surface code, along with good estimates of
resources [94]. Several new schemes for distilling |A〉 states were also developed [105–
107]. Section 5.2 will examine my proposal for “multilevel distillation,” which is
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asymptotically very efficient but perhaps too complicated to be useful in practice.
These developments, and those in other chapters, will dramatically lower the cost
of fault-tolerant quantum computing. As I mentioned at the outset to this chapter,
one of the purposes of the calculations given here is to provide contrast for the new
methods developed later.
2.4 Quantum Algorithms
The Application layer is where quantum algorithms are executed. The efforts of Lay-
ers 1 through 4 have produced a computing substrate that supplies any arbitrary gate
needed. The Application layer is therefore not concerned with the implementation
details of the quantum computer—it is an ideal quantum programming environment.
This section deals with estimating the resources required for a target application.
This analysis can indicate the feasibility of a proposed quantum computer design,
which is a worthwhile consideration when evaluating the long-term prospects of a
quantum computing research program.
A quantum engineer could start here in Layer 5 with a specific application in mind
and work down the layers to determine the system design necessary to achieve desired
functionality. I take this approach for QuDOS by examining two interesting quan-
tum algorithms: Shor’s factoring algorithm and simulation of quantum chemistry.
A rigorous system design is beyond the scope of the present work, but this section
considers the computing resources required for each application in sufficient detail
that one may gauge the engineering effort necessary to design a quantum computer
based on QuDOS technology.
2.4.1 Elements of the Application Layer
The Application layer is composed of application qubits and gates that act on the
qubits. Application qubits are logical qubits used explicitly by a quantum algorithm.
As discussed in Section 2.3.3, many logical qubits are also used to distill ancilla states
necessary to produce a universal set of gates, but these distillation logical qubits are
CHAPTER 2. ARCHITECTURE OF A QUANTUM COMPUTER 26
not visible to the algorithm in Layer 5. When an analysis of a quantum algorithm
quotes a number of qubits without reference to fault-tolerant error correction, often
this means the number of application qubits [16, 108–110]. Similarly, Application-
layer gates are equivalent in most respects to logical gates; the distinction is made
according to what resources are visible to the algorithm or deliberately hidden in
the machinery of the Logical layer, which affords some discretion to the computer
designer.
A quantum algorithm could request any arbitrary gate in Layer 5, but not all
quantum gates are equal in terms of resource costs. As shown in Section 2.3.3, distill-
ing |A〉 ancillas for T gates is a very expensive process. For example, Fig. 2.5 shows
how Layers 4 and 5 coordinate to produce an Application-layer Toffoli gate, illus-
trating the extent to which ancilla distillation consumes resources in the computer.
When ancilla preparation is included, T gates can account for over 90% of the circuit
complexity in a fault-tolerant quantum algorithm [12, 13].
When analyzing algorithms, it is convenient to count resources in terms of Toffoli
gates. This is a natural choice, because the level of ancilla distillation, number of
virtual qubits, etc. depend on the choice of hardware, error correction, and many
other design-specific parameters; by comparison, number of Toffoli gates is machine-
independent since this quantity depends only on the algorithm (much like the number
of application qubits mentioned above). To determine error correction or hardware
resources for a given algorithm, one can take the Layer 5 resource estimates and work
down through Layers 4 to 1, which is an example of modularity in this architecture
framework. As shown in Ref. [13], an Application-layer Toffoli gate in QuDOS has
an execution time of 930 µs (31 logical gate cycles including the S gate circuits).
2.4.2 Shor’s Integer-Factoring Algorithm
Perhaps the most well-known application of quantum computers is Shor’s algorithm,
which decomposes an integer into its prime factors [9]. Solving the factoring problem
efficiently would compromise the RSA cryptosystem [10]. Because of the prominence
of Shor’s algorithm in the field of large-scale, fault-tolerant quantum computing, I
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estimate the resources required to factor a number of size typical for RSA.
A common key length for RSA public-key cryptography is 1024 bits. Factoring
a number this large is not trivial, even on a quantum computer, as the following
analysis shows. Figure 2.6 shows the expected run time on QuDOS for one iteration
of Shor’s algorithm versus key length in bits for two different quantum computers:
one where system size increases with the problem size, and one where the system
size is limited to 105 logical qubits (including application qubits). For the fixed-size
quantum computer, the runtime begins to grow faster than the minimal circuit depth
when factoring numbers 2048 bits and higher. Fixing the machine size highlights the
importance of the ancilla distillation factories. For this instance of Shor’s algorithm,
about 90% of the machine should be devoted to distillation; if insufficient resources
are devoted to distillation, performance of the factoring algorithm plummets. For
example, the 4096-bit factorization devotes ∼ 75% of the machine to distillation, but
about 3× as many factories would be needed to achieve maximum execution speed
in the lower trace in Fig. 2.6. I should also mention here that Shor’s algorithm is
probabilistic, so a few iterations may be required [9].
2.4.3 Simulation of Quantum Chemistry
Quantum computers were inspired by the problem that simulating quantum systems
on a classical computer is fundamentally difficult. Feynman postulated that one quan-
tum system could simulate another much more efficiently than a classical processor,
and he proposed a quantum processor to perform this task [111]. Quantum simulation
is one of the few known quantum algorithms that solves a useful problem believed
to be intractable on classical computers, so I estimate the resource requirements for
quantum simulation in QuDOS, and more details are available in Ref. [13].
This section specifically considers fault-tolerant quantum simulation. Other meth-
ods of simulation are under investigation [112–114], but they lie outside the scope of
this work. The particular example selected here is simulating the Schro¨dinger equa-
tion for time-independent Hamiltonians in first-quantized form, where each Hamil-
tonian represents the electron/nuclear configuration in a molecule [17, 115–117]. An
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Figure 2.6: Execution time for Shor’s algorithm, using the same circuit implementa-
tion as Ref. [64]. The vertical axis shows circuit depth, in terms of Toffoli gates, and
the plot is labeled with estimated runtime on the QuDOS architecture. The blue trace
is a quantum computer whose size in logical qubits scales as necessary to compute
at the speed of data (no delays). The green trace is a machine limited to 105 logical
qubits, which experiences rapidly increasing delays as problem size increases beyond
2048 bits. The problem is that insufficient resources are available to distill ancillas
for T gates, which are used to produce universal logic. The inset shows the same data
on a linear vertical scale, illustrating when the quantum computer experiences delays
for lack of enough qubits. Originally published in Ref. [13].
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application of such a simulation is to determine ground- and excited-state energy lev-
els in a molecule. This analysis focuses on first-quantized instead of second-quantized
form for better resource scaling at large problem sizes [17]. Digital quantum simula-
tion will also be examined in Chapter 8.
Figure 2.7 shows the time necessary to execute the simulation algorithm for de-
termining an energy eigenstate on the QuDOS computer as a function of the size of
the simulation problem, expressed in number of electrons and nuclei. First-quantized
form stores the position-basis information for an electron wavefunction in a quantum
register, and the complete Hamiltonian is a function of one- and two-body interactions
between these registers, so this method does not depend on the particular molecular
structure or arrangement; hence, the method is very general. Note that the calcula-
tion time scales linearly in problem size, as opposed to the exponential scaling seen
in exact classical methods. The precision of the simulation scales with the number
of time steps simulated [16], and this example uses 210 time steps for a maximum
precision of about 3 significant figures.
2.5 Quantum Computing and the Need for Logic
Synthesis
The factoring algorithm and quantum simulation represent interesting applications
of large-scale quantum computing, and for each the computing resources required of
a layered architecture based on QuDOS are listed in Table 2.2. The algorithms are
comparable in total resource costs, as reflected by the fact that these two example
problems require similar degrees of error correction. The simulation algorithm is
more compact than Shor’s, requiring fewer logical qubits for distillation, which is
a consequence of this algorithm performing fewer arithmetic operations in parallel.
However, Shor’s algorithm has a shorter execution time owing to its use of parallel
computation. Both algorithms can be accelerated through parallelism if the quantum
computer has more logical qubits available [117, 118].
Precise timing and sequencing of operations are crucial to making an architecture
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Figure 2.7: Execution time for simulation of a molecular Hamiltonian in first-
quantized form, as a function of problem size. The horizontal axis is number of
particles being simulated, and the plot is labeled with some interesting examples
from chemistry. The vertical axis is circuit depth in Toffoli gates, and the plot is
labeled with estimated runtime on QuDOS. Each simulation uses 12-bit spatial pre-
cision in the wavefunction and 210 time steps for 10-bit precision in readout, or at
most ∼ 3 significant figures. The linear scaling in algorithm runtime versus problem
size is due to two-body potential energy calculations, which constitute the major-
ity of the quantum circuit. The number of potential energy calculations increases
quadratically with problem size, but through parallel computation they require linear
execution time [13, 117]. Originally published in Ref. [13].
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Shor’s Molecular
Computing Resource Algorithm Simulation
(1024-bit) (alanine)
Layer 5
Application qubits 6144 6650
Circuit depth (Toffoli) 1.68× 108 1.27× 109
Layer 4
Log. distillation qubits 66564 15860
Logical clock cycles 5.21× 109 3.94× 1010
Layer 3
Code distance 31 31
Error per lattice cycle 2.58× 10−20 2.58× 10−20
Layer 2
Virtual qubits 4.54× 108 1.40× 108
Error per virtual gate 1.00× 10−3 1.00× 10−3
Layer 1
Quantum dots 4.54× 108 1.40× 108
(area on chip) (4.54 cm2) (1.40 cm2)
Execution time (est.) 1.81 days 13.7 days
Table 2.2: Summary of the computing resources in a layered architecture based on
the QuDOS platform, for Shor’s algorithm factoring a 1024-bit number (same im-
plementation as Ref. [64]) and the ground state simulation of the molecule alanine
(C3H7NO2) using first-quantized representation.
efficient. In the layered framework presented by Ref. [13], an upper layer in the
architecture depends on processes in the layer beneath, so that logical gate time is
dictated by QEC operations, and so forth. This system of dependence of operation
times is depicted for QuDOS in Fig. 2.8. The horizontal axis is a logarithmic scale
in the time to execute an operation at a particular layer, while the arrows indicate
fundamental dependence of one operation on other operations in lower layers.
Examining Fig. 2.8, the operation timescales increase as one moves to higher
layers. This is because a higher layer must often issue multiple commands to layers
below. A crucial point shown in Fig. 2.8 is that the time to implement a logical
quantum gate is four orders of magnitude greater than the duration of each individual
physical gate, such as a laser pulse. For large-scale quantum computing, the speed of
error-corrected operations is the crucial figure of merit, and the substantial overhead
for fault tolerance shown in Fig. 2.8 indicates that improved methods are needed.
The findings in Table 2.2 and Fig. 2.8 were, more or less, the key results of Ref. [13].
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Figure 2.8: Relative timescales for critical operations in QuDOS within each layer.
Each bar indicates the approximate timescale of an operation, and the width indicates
that some operation times may vary with improvements in technology. The arrows
indicate dependence of higher operations on lower layers. The red arrow signifies
that the surface code lattice refresh must be 2–3 orders of magnitude faster than the
dephasing time in order for error correction to function. The Application layer is
represented here with a Toffoli gate, which is a common building block of quantum
algorithms. Complete algorithm runtimes can vary significantly, depending on both
the capabilities of the quantum computer and the specific way each algorithm is
compiled, such as to what extent calculations are performed in parallel. Originally
published in Ref. [13].
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In an earnest attempt to design the architecture of a quantum computer, it was re-
vealed that a few error correction processes accounted for a substantial portion of the
resource overhead. These include magic-state distillation, Toffoli gates, and approx-
imations to arbitrary gates. These tasks all involve the synthesis of fault-tolerant
quantum logic, and it soon became apparent to other researchers and myself that
significant improvements are possible by optimizing the logic constructions. Quan-
tum logic synthesis is the subject of my thesis, and the following chapters develop
methodology and novel techniques for this new field of research. The processes listed
above are considered explicitly in Chapters 5–7. The methods in those chapters will
improve on the resource costs given here by about a factor of 500.
Chapter 3
Preliminaries for Quantum Logic
Quantum logic is the result of composition. Every quantum program is a sequence
of instructions, each being one of three types: preparing quantum states (qubits),
applying unitary operations (gates), and performing projective measurement. In ad-
dition to quantum logic, classical logic is often included when gates are conditioned
on the result of an earlier measurement. Because the order of operations is important,
quantum programs can be quite complicated. This chapter examines how quantum
programs are specified, how programs are represented in diagrams, and how the re-
source costs are calculated for a program in the surface code.
Informative diagrams are essential for quantum circuit designers to see the action
of a sequence of operations. Having easy-to-understand pictorial diagrams helps to:
design programs, adapt using previous results, identify mistakes, and communicate
results. This chapter discusses two types of quantum logic diagrams. The first is
the familiar quantum circuit, which was introduced in Chapter 1. The second type
is a surface code topology diagram, which is a three-dimensional rendering of how
quantum logic is implemented using surface code error correction. Surface codes are
preferred in this work for reasons outlined in Chapter 2. What is particularly useful
about this diagram is that it provides both visual and quantitative assessment of
actual resource costs at the hardware level; the disadvantage is that such diagrams
are difficult to interpret alone. Circuit diagrams and surface code diagrams will play
complementary roles in this thesis.
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Analyzing resource costs is essential to quantum logic synthesis. The objective is
to compose logic in a way that minimizes costs while ensuring reliable execution of
the quantum program. This chapter concludes by explaining how to quantitatively
estimate resource costs in the surface code. I also introduce the concept of the Trivial
Upper Bound (TUB), which for any program is the resource costs for using a naive,
“worst case” compilation. The TUB represents the cost of a program that surely works
but is probably not optimal, and TUBs will be used as benchmarks to demonstrate
the efficacy of logic synthesis.
3.1 Quantum Programs
A quantum program is any sequence of operations on a quantum state. As mentioned
in the introduction, there are three types of operations: initialization of quantum
states, unitary gates, and measurement. A program is defined by this sequence of
operations and any input or output states that are fixed externally. A program
might not have an input state; if this is the case, the program initializes all of its
quantum data. A program also might not have an output state, returning only
classical information from internal measurements. A key concept for logic synthesis
is that two programs are logically equivalent if they produce the same outputs from
the same inputs, within some specified error tolerance.
In practice, most operations belong to finite sets. Within an error correcting
code, such as the surface code [56, 57, 60], the logical operations are constrained.
The Eastin-Knill theorem and related results indicate that it is impossible for all
logical operations to be native to the code [119, 120]. Moreover, the available error-
corrected operations are often discrete. The error-corrected operations supported by
the surface code are:
• Initialize |0〉 or |+〉 (Z-basis or X-basis, respectively);
• Unitary X, Y , or Z gate (via Pauli frame, see [13, 101, 102]);
• Unitary H gate (Hadamard);
CHAPTER 3. PRELIMINARIES FOR QUANTUM LOGIC 36
• Unitary CNOT gate;
• Measurement MX or MZ (X-basis or Z-basis, respectively).
These operations are not universal for quantum computing, but they will account for
most of the operations in quantum programs.
The final operation in the surface code is the ability to initialize a single qubit
in any arbitrary state, though it has error probability proportional to the hardware
error rate. The qubit is called an “injected state,” because it was teleported into the
code using faulty methods [14, 56, 57, 60, 95]. The error probability is a sum of error
rates in the hardware. Reference [100] estimates an injection error that is 10 times
the gate error probability pg, so the injected state could have error on the order of 1%
for pg = 10
−3. These faulty states are essential for universal quantum computation,
but fault tolerance requires that they be purified in some manner using the error
corrected operations listed above. The choice of program to “clean up” these noisy
inputs will have a dramatic impact on resource costs, as will be considered in detail
in Chapters 5 and 6.
The simplest way to implement a program is to initialize all the states that one
might need at the beginning, then apply all of the operations using unitary gates,
then perform all of the measurements at the end. However, the same output can
often be achieved by performing some initialization and measurement in the middle
of the program. Doing so can lower resource costs in several ways. For one thing, idle
quantum states still require error correction at the hardware level, so if initialization
can be delayed until the state is needed or if measurement can be performed as soon
as possible, then the program should do so. Moreover, sometimes a unitary gate can
be replaced by a non-unitary sequence of operations that has lower resource cost.
The technique of replacing unitary logic with non-unitary logic will be used fre-
quently in later chapters. It may seem counterintuitive to replace a single gate with
multiple non-unitary operations, as the latter appears more complex. However, some
unitary gates are very expensive, so replacing them with a non-unitary sequence of
operations can lead to a net reduction in resources. Consider the circuit in Fig. 3.1 as
an example. On the left, one would like to implement the gate T = exp(ipi(I−Z)/8),
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Figure 3.1: Circuit for implementing a non-native gate T using specially prepared
ancilla states |A〉 = (1/√2)(|0〉+eipi/4|1〉) and |Y 〉 = (1/√2)(|0〉+i|1〉). This technique
is sometimes referred to as a “teleportation gate.” The circuit enclosed in the dashed
box is implemented only if the measurement result is |1〉.
but this gate is not available (i.e. it has infinite cost). However, the logically equiva-
lent program on the right uses an ancilla state (injected and purified), H, CNOT, and
measurement. The gates enclosed in the dashed box are conditionally applied based
on the measurement outcome. Neglecting for now the way in which the injected state
is purified (Chapter 5 covers this in detail), it is clear that all operations are available
in the surface code, so this program has lower (finite) cost.
Considering the list of available error-corrected operations above, only trivial
quantum programs can be implemented with unitary gates in the surface code. This
list is a subset of the Clifford group, and even programs that use the full Clifford group
can be simulated classically using the Gottesman-Knill Theorem [7, 121]. Therefore,
all useful programs in the surface code require purified injected states, and using
these states requires non-unitary operations. Hence all useful quantum programs in
the surface code are non-unitary, at some level. However, a quantum program can
encapsulate the non-unitary details, so that the external world only sees the program
perform a unitary mapping of an input state to an output state. When some arbitrary
program, such as a quantum algorithm, needs to be implemented in a fault-tolerant
manner, the synthesis procedure will replace many unitary operations with logically
equivalent, non-unitary programs so as to minimize resource costs.
Finally, quantum programs can call subprograms. Using some inductive reasoning,
any program is a valid composite operation because it is composed of valid opera-
tions. Hence, programs can be structured in a hierarchical fashion. This is a common
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technique in classical programming, but it plays a special role in quantum comput-
ing. Later chapters show that certain choices of subprograms can be easily verified,
thereby lowering the costs of error correction substantially. Logic synthesis will tend
to produce hierarchical quantum programs.
3.2 Quantum Logic Diagrams
Quantum logic diagrams provide a visual aid for understanding properties of quantum
logic. Moreover, each type of diagram is useful for a different purpose. This section
covers two frequently used diagrams, quantum circuits and surface code depictions.
Quantum circuits are one of the oldest methods to represent quantum programs, and
they are straightforward to interpret. Time progress left to right, like a musical score,
and each horizontal line is a qubit. By contrast, surface code diagrams are challenging
to interpret, but they explicitly account for the resource costs of implementing a
program. When used together, the diagrams explain both the action of a program
and its costs, which are the main concerns of logic synthesis.
Quantum circuits were introduced in Chapter 1, so I will be brief. In a quantum
circuit diagram, each qubit is a horizontal line, and operations affecting a certain
qubit touch the corresponding line. The line begins where the qubit is initialized or
at an input to the program, and it ends where the qubit is measured or at an output
of the program. In some contexts, multi-qubit states are grouped into one line, often
borrowing the digital-logic notation of a slash “/” through the line to denote multiple
bits. Figure 3.1 is a quantum circuit, and Nielsen and Chuang provide a more detailed
overview of quantum circuits (Ref. [7], Ch. 1). In the List of Figures, I denote circuit
diagrams by the prefix “Circuit.”
The second type of logic diagram, the surface code diagram, is a three-dimensional
geometric depiction. Two dimensions are space, and one dimension is time. In most
cases, I will set the viewing angle such that time flows left to right, making the spatial
dimensions vertical and out-of-page. The diagram represents how the surface code
implements encoded gates with many physical gates and qubits. By using surface
code diagrams, I implicitly assume that the quantum computer implements surface
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code error correction at the lowest level. This is justified by arguments in Chapter 2,
which in essence reduce to the following: surface codes are the best error correction
scheme published so far when hardware gates are constrained to a nearest-neighbor,
two-dimensional geometry [14, 56, 57, 60, 95]. In the List of Figures, I denote surface
code diagrams by the prefix “Surface Code.”
Surface code diagrams are useful for two reasons. First, this type of diagram
accurately represents the total resource costs of quantum logic, because there is a
direct correspondence between the features of the diagram and the operations at the
hardware level, in both space and time. Such information is not readily available in
circuit diagrams, where the costs associated with two different gates may differ by
orders of magnitude. Second, surface code diagrams provide a visual way to modify
or optimize logic while maintaining the error-correction capacity of the surface code.
In this work, I make use only on the first purpose, though optimization within the
surface code is actively being studied elsewhere [94, 100, 122].
For all their utility, surface code diagrams have a notable downside. Owing to the
way that quantum logic in the surface code depends on topology [56, 57], it is virtually
impossible to determine the underlying logic being shown, as will become apparent
in the examples which follow. For this reason, a surface code diagram should always
be paired with a quantum circuit diagram, because the two are complementary. The
quantum circuit shows what the logic does, while the surface code diagram shows
how the logic is implemented and what the resource costs are. This complementarity
will be used frequently to demonstrate logic synthesis in later chapters.
An example of a surface code diagram is shown in Fig. 3.2. The left side is a simple
circuit with a CNOT gate acting on two qubits, while the right shows how this might
be implemented in the surface code. CNOT gates in the surface are determined by the
topology of defects in the code (shown here as yellow and black pipes) braid around
each other. Each defect is a hole of sorts in the surface code lattice, and Refs. [14, 60]
give a good explanation of how this is implemented at the hardware level. Some other
common circuit primitives are initialization and measurement (Fig. 3.3), which at this
level are mirror images in time, and state injection (Fig. 3.4). In Fig. 3.4, the tip of the
pyramids is a single physical qubit, whose state is converted into a surface code logical
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Figure 3.2: Implementation of CNOT in the surface code. (a) Circuit diagram for
CNOT. (b) Perspective rendering of CNOT implemented in the surface code. Each
horizontal pair of yellow pipes corresponds to the qubit on the left in the same vertical
position. Each logical qubit is a pair of yellow defects, arranged along the out-of-page
dimension.
qubit contained in the defect. As mentioned earlier, state injection is a critical process
in surface code programs, and Refs. [14, 56, 57, 60, 95] give a proper explanation. The
Hadamard gate is also important, but it is not shown in braiding diagrams because
it requires some manipulation of the code properties; see Refs. [14, 98] for details. In
other codes, the Hadamard gate may be the “hard” operation [123].
3.3 Resource Calculations
The objective of quantum logic synthesis is to minimize resource costs while executing
a reliable quantum program. There are many resources that require consideration for
running a quantum computer, but this work will focus on only two: qubits and gates
used for fault-tolerant computation. Suppose that qubits are regularly spaced on a
two-dimensional grid and that gates are regularly separated in time, or “clocked.”
Using this model, one can account for resource costs by the three-dimensional volume
(space and time) required to execute the program, which corresponds exactly to the
volume required to implement the braiding topology in the surface code. Volume is
a useful measure for resource cost because it depends mostly on the underlying logic
of the program and the error rates of the hardware, and less on the sequence of gates
in the program.
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Figure 3.3: Initialization and measurement operations in the surface code. Primal
defects are shown, and the equivalent operations for dual defects would initialize |+〉
or measure in X basis. (a) Circuit element for initializing |0〉. (b) Initializing |0〉 in the
surface code. (c) Circuit element for Z-basis measurement. (d) Z-basis measurement
in surface code.
(a) (b)
A
Figure 3.4: State injection in the surface code. (a) Circuit diagram for initialization
of the state |A〉 = (1/√2)(|0〉+ eipi/4|1〉). This is an example of a commonly injected
state, but in principle any single-qubit state can be injected. (b) Depiction of state
injection in the surface code. The viewing angle is from the side to provide better per-
spective. The injection process uses two pyramids which are point defects expanding
in circumference. The pyramids are colored differently from other defects to stand
out visually.
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The reliability of a quantum program is the probability that the output does not
have an error. A program is reliable if the output error probability is below some
target value. Errors are suppressed using techniques of quantum error correction,
but these are costly in terms of resources [3, 7, 12–14, 101]. The overhead associated
with fault tolerance depends on error rates in the hardware and the chosen code.
Generally speaking, the cost scales as O(logc(1/pout)), where pout is an upper bound
on the logical error of the program and exponent c > 1 is a constant that depends on
the logic synthesis method. Instead of relying on asymptotic estimates, a more precise
resource analysis described below will be used in later chapters to give quantitative
resource costs.
Operations in the surface code are convenient to analyze at a high level of ab-
straction, where one only considers the arrangement of the braiding surfaces. Surface
code diagrams exist at this level, as the details of hardware operations are not shown.
Apart from visual clarity, this abstraction also gives the diagram a sense of scale
invariance, because the same topology, hence same program, could be implemented
in two instances of a surface code, where each has a different code distance. The
code distance, often denoted d, determines how far apart the braid surfaces must be
separated in terms of qubits (space) or stabilizer measurements (time). Because of
this fundamental spacing, one can define a unit cell as two stabilizer measurements,
one of each type (X and Z), as shown in Fig. 3.5. The surface code consists of these
unit cells tiled across the 2D plane in space, and repeated in time. Viewed this way,
the surface code is a crystal, in the abstract sense, where the unit cell is repeated
in three dimensions. Logic is implemented with defects, or holes, in the repeated
pattern [56, 57, 60], but the volume can still be accounted in terms of these unit cells,
which is the methodology I use throughout this manuscript.
A relevant example of the resource overhead required for fault-tolerant quantum
computing is the cost of making some cubic region of the surface code sufficiently
reliable. First, let me explain some rules for surface code logic. Fowler, Devitt, and
collaborators [94, 100] develop a simple set of design rules for spacing defects. For a
given code distance d, the rules are:
(1) two defects (or other boundaries) of the same type must be separated by d;
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(a) (b)
Figure 3.5: Diagram showing the unit cell of the surface code. (a) A 2D square array,
where each circle represents a qubit. The open and filled circles play different roles
in the surface code. A unit cell encompasses four qubits, two of each type. (b) A
unit cell in the surface code includes two stabilizers. The red and blue “plus” shapes
are four-body, nearest-neighbor stabilizer measurements of XXXX or ZZZZ (see
Refs. [14, 60] for details). Neighboring stabilizers are shown for illustration.
(2) any defect must have circumference greater than or equal to d, so square defects
must have side length dd/4e;
(3) given (1) and (2), two defects of different types must be separated by dd/8e.
A simple strategy to follow these rules is to design braiding patterns using cubic
regions of with side length d+dd/4e. The finite set of allowable braiding patterns are
known as “plumbing pieces,” because visually they are pipes that connect together [94,
100]. A simple estimate for the probability of error in a plumbing piece with distance
d is derived in Ref. [100]:
PL(pg, d) ≈ d(100pg)(d+1)/2, (3.1)
where pg is the error per hardware gate and the factor 100 comes from numerical data
fitting in Refs. [14, 96, 99].
The volume of a plumbing piece as a function of is logical error probability is
plotted in Fig. 3.6, where pg = 10
−3. This type of plot will be used many times
throughout this manuscript to quantify the resource cost of making a quantum pro-
gram sufficiently reliable. The volume is measured in unit cells of the surface code,
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as discussed earlier. The only notable feature of this plot is that the resource scaling
obeys a power law (dashed line) very well: V ≈ 30.4 (log10(1/pout))2.84 unit cells.
This is in close agreement to other findings that the “scaling exponent” should be
3 [94]. The exponent is less than 3 here only because of the coefficient d in Eqn. (3.1),
whose presence skews the estimated error rate up more at lower values of d. Indeed,
the fitted exponent will approach 3 as d → ∞, but the plot in Fig. 3.6 only shows
the range relevant to practical quantum computing. This is a good time to remark
that power law fits should only be used for estimating quantities like resources, not
revealing some deep meaning about quantum information.
On the subject of surface code scaling trends, I would also like to note that the
error bound in Eqn. (3.1) may overstate error probability at low values of d, because
there is numerical evidence that the surface code actually performs better than the
asymptotic fits for low code distance [14, 96]. Hence a more accurate error rate (as a
function of d) may come closer to the expected scaling coefficient of 3. The reason for
this behavior is that the edges and corners of the surface code become more important
at low distance, and these stabilizers have lower weight (two or three, instead of four),
which reduces the possible sources of error at the physical level.
A primary concern of this thesis is optimizing quantum logic, and any statement
of improvement requires some point of reference. For comparison purposes, it is useful
to define the worst-case resource cost for implementing a quantum program. Given
a quantum program composed of some fundamental operations, the Trivial Upper
Bound (TUB) is the resource cost associated with the simplest logic design. For
example, one could make the probability of error in each fundamental operation so
low that, when summed together, the total probability is small and the entire program
is guaranteed to be reliable. This approach is usually not optimal, but it is a starting
point that is useful for comparison. For a particular program, the difference between
TUB and optimized logic shows how important logic synthesis can be.
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Figure 3.6: Resource costs for a plumbing piece in the surface code. The hardware
error rate is pg = 10
−3. Lower logical error rate is achieved by increasing code
distance, which also increases the volume of the plumbing piece. A power law fit
shows that volume scales with an exponent of 2.84.
Chapter 4
Quantum Logic Synthesis
The purpose of logic synthesis is to execute a quantum program in a way that min-
imizes resource costs. The previous chapter introduced quantum programs to en-
capsulate quantum logic, diagrams to depict quantum logic, and ways to estimate
resources. These are the tools required for logic synthesis. This chapter gives an
overview of the common synthesis techniques, while the subsequent chapters provide
detailed examples with resource analysis.
4.1 Generalized Teleportation Gates
A crucial development for fault-tolerant quantum logic was the teleportation gate [1,
47, 65, 124]. Instead of teleporting a quantum state from one position to another,
this procedure implements a logical gate using a sequence of operations fueled by a
special quantum state. In effect, the quantum state changes through teleportation,
even though it may not change its physical location. The novelty of this proposal is
that a gate can be encoded into a quantum state, so long as one knows how to “read”
this information.
Let me introduce the notion of a “quantum look-up table” (QLUT). Take any N -
dimensional unitary operator U and represent it in the spectral decomposition using
46
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eigenvalues {λj} and eigenvectors {|uj〉}:
U =
N∑
j=1
λj|uj〉〈uj|. (4.1)
Let |ψ〉 = 1
N
∑N
j=1 |uj〉 be a uniform superposition over the eigenvectors. The QLUT
for U is
U |ψ〉 = 1
N
N∑
j=1
λj|uj〉. (4.2)
There is a clear similarity between the RHS of Eqns. (4.1) and (4.2). The reason I
call this a “look-up table” is that that the QLUT is a state that encodes the action
of U . For any eigenvector of U , the QLUT has the associated eigenvalue stored in
its state. In many contexts, these are also called “magic states,” for precisely the
same reason. For example, the magic state for T = exp(ipi(I − Z)/8) is T |+〉, where
|+〉 = (1/√2)(|0〉+ |1〉) is the uniform superposition over the eigenvectors of T .
One way to compile a quantum program into a QLUT is to begin with a teleporta-
tion circuit that takes |ψ〉 as an input. Specifically, the circuit teleports an arbitrary
qubit onto the ancilla |ψ〉, then implements U . This process is depicted in Fig. 4.1(a)
for U = T and |ψ〉 = |+〉. The QLUT may be formed by using commutation rules
to move U to before the teleportation circuit, as in Fig. 4.1(b) (cf. [7], p.487). In
general, this commutation step modifies the teleportation procedure, so it is crucial
that the new circuit has an efficient fault-tolerant construction. Developing other
general procedures for designing teleportation gates is an area of future research.
4.2 Off-Line Validation and Fault Tolerance
The technique of compiling a quantum program into a QLUT can take much of
the computational effort off of the data path. The data path is the sequence of
operations which come in direct contact with data qubits in an algorithm. If there
is a failure here, the data is corrupted. By contrast, operations off of the data path
(“off-line”) may be expendable; if an error is detected, the faulty states are removed
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Figure 4.1: Circuit technique for creating the T -gate QLUT. (a) Generic teleportation,
followed by T gate. (b) The T gate is moved (using commutation rules) to just before
|+〉 to form a QLUT. Here, the commutation affects the conditional X operation, as
TX = (TXT †)T , and TXT † = e−ipi/4SX. The global phase e−ipi/4 is dropped.
without affecting the rest of the computation. Reference [12] also discusses how off-
line preparation of QLUTs enables fast computation.
A QLUT can be compiled in a faulty manner, then validated using a procedure
that checks for error in the QLUT. Using the quantum measurement postulate, suc-
cessful validation projects the QLUT into a higher-fidelity state. This is essentially
a variant of post-selected quantum computation [101]. Fault tolerance is achieved by
bringing the QLUT to sufficient fidelity for interaction on the data path.
At first glance, the strategy of moving quantum programs into QLUTs would
appear to just redistribute the effort of error correction from one place to another.
However, the ability to discard states which fail validation is quite valuable. Val-
idation only requires error detection instead of correction, and the former is more
efficient. A distance-d code can correct bd−1
2
c errors, leading to an output error of
order O(pb(d+1)/2c) [7]. By contrast, the same code can detect d − 1 errors, leading
to a validated output state with error O(pd). Moreover, error detection is almost
always less taxing on classical control hardware, which can be a concern in some con-
texts [20]. For these reasons, performing validation can lead to substantial reductions
in the overhead for fault-tolerant computation.
The steps for off-line logic synthesis are: (1) identify an important and frequently
used quantum program; (2) compile this program into a teleportation gate using a
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QLUT; (3) develop an efficient procedure to validate the QLUT. This design method-
ology will be demonstrated repeatedly in Chapters 5–7. Chapter 9 will examine
common features of these techniques, which may be useful both for developing new
methods and for understanding limitations of this approach.
Chapter 5
Distillation Protocols
Distillation protocols are a special case of error detection where many noisy copies of a
quantum state are “distilled” into fewer low-error copies of the same state. A common
theme for this chapter is that, in many circumstances, an important but difficult
operation can be encoded into a well-characterized quantum state, such as a quantum
look-up table (QLUT; see Chapter 4). After injecting noisy copies of the desired state
into the surface code, they are distilled before being used by computation. Error
detection is often employed with a quantum code that uses only operations that are
themselves error-corrected by the surface code (see Section 3.1 for a list). However,
at the end of the chapter, I discuss Fourier-state distillation, which distills a special
class of multi-qubit quantum states. This is a new protocol that relies on Toffoli
gates, which are not native to the surface code. The Toffoli gates require techniques
developed in Chapter 6, and this example shows that distillation can be applied to
produce useful multi-qubit states beyond just satisfying the minimum requirements
of universal computation.
Distillation protocols hold an important place in fault-tolerant quantum comput-
ing. For example, entanglement distillation demonstrated that arbitrarily long-range
quantum entanglement was achievable in principle, using quantum repeaters [125–
127]. The advent of magic-state distillation made the prospect of large-scale quan-
tum computing more plausible [101]. There are alternative ways to achieve universal,
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fault-tolerant quantum computing [3, 7, 22, 25, 128–131], but the magic-state tech-
niques developed by Knill [101, 132] and Bravyi and Kitaev [104] are compatible with
broader sets of codes, including the surface code.
When viewed as a quantum program, a distillation protocol takes many copies of
the same state as inputs and returns fewer copies of the same state as outputs. By
assumption, the input states have independent errors, which is essential for the tech-
nique. Moreover, it is often assumed that the errors are also identically distributed,
but this is not necessary. Because the inputs and outputs are of the same form, dis-
tillation protocols can be executed recursively. Recursive distillation is needed when
just one round does not purify the desired state to sufficiently low error probabil-
ity. The different rounds have different requirements for error correction, and hence
different resource costs.
Resource costs for magic-state distillation can dominate the total resources re-
quired for quantum computing [12–14, 94, 100]. A recursive distillation protocol used
to make a single gate, such as T = exp(ipi(I−Z)/8), requires very many fundamental
gates in the surface code. Fowler and Devitt estimate that a single T gate requires
46 times the surface code volume as a single CNOT [94]. Resource costs will be a
central concern for this chapter, as the distillation protocols examined here will be
the first concrete demonstrations of the techniques of logic synthesis.
5.1 Magic-State Distillation
Magic-state distillation purifies a quantum look-up table (QLUT) for a gate that
is otherwise unavailable within the chosen code. For example, the surface code is
usually implemented with two distinct types of magic state distillation. The gates S =
exp(ipi(I − Z)/4) and T = exp(ipi(I − Z)/8) are required for universal computation,
and they may be produced using magic states |Y 〉 = (1/√2)(|0〉 + i|1〉) and |A〉 =
(1/
√
2)(|0〉+ eipi/4|1〉), respectively [13, 14, 57, 60]. This section focuses on distilling
|A〉 because this process is more costly than distilling |Y 〉; however, S gates are a
necessary part of |A〉 distillation, as discussed later.
There are many proposals for distilling |A〉 states [104–107, 132], but I focus on
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the 15-to-1 Bravyi-Kitaev (or “BK”) protocol, named for the authors of Ref. [104].
The label “15-to-1” refers to the ratio of input states to output states, which is an
important consideration for efficiency. A circuit diagram for the BK protocol is shown
in Fig. 5.1. Each T gate is produced using a copy of |A〉, as shown in Fig. 5.2, so
the BK distillation protocol takes 15 copies of |A〉 as inputs. When each of the input
states has independent error  1, the distilled output state has error 353 to lowest
non-vanishing order.
The BK protocol has an important advantage over many other competing proto-
cols: it distills only one output state. Other protocols [105–107] that distill two or
more |A〉 states within the same code block inevitably lead to correlated errors at
the output. This poses a problem when one round of magic-state distillation is insuf-
ficient, so the output of the first round must be purified again. In such a scenario,
states with correlated errors must fan out to different second-round distillation blocks,
etc. By not having this issue, the BK protocol is much simpler to analyze. Still, re-
cent analysis suggests there may be advantages to the multiple-output distillation
methods [105–107], if the routing considerations can be addressed.
5.1.1 Bravyi-Kitaev Distillation in Surface Code
Several works have analyzed the BK protocol assuming perfect Clifford gates [13, 104,
133] and the costs associated with making Clifford gates fault tolerant [14, 56, 57, 94,
100]. Using the implementation from Ref. [94] of the BK protocol in the surface code,
one can estimate the resources required to implement sufficient error correction for
this distillation routine. Moreover, the cost of a T gate at any level of fidelity can be
calculated by accounting for the costs of multi-round distillation, as explained below.
Following the methodology developed in Refs. [94, 100], one constructs programs
in the surface code using regular-sized “plumbing pieces” (see also Chapter 3). Each
piece occupies a cube in the surface code with side length d+ dd/4e. The probability
of logical error in a single plumbing piece can be bounded from above by
PL(pg, d) ≈ d(100pg)(d+1)/2, (5.1)
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Figure 5.1: Circuit for distilling the magic state |A〉. Each T gate is produced using
|A〉, its QLUT, with the circuit in Fig. 5.2. The bottom qubit is the output state.
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A MZ
S
=
T
Figure 5.2: Circuit for teleporting a T gate using the QLUT |A〉. The error in the T
gate depends on the error the |A〉 magic state.
as derived in Ref. [100]. Subscript L denotes logical error, pg is error-per-gate at
the hardware level, d is the distance of this implementation of the surface code,
and the power law scaling is a fit to numerical simulations of surface code error
correction [61, 93, 96, 97]. The error at the output of BK distillation is therefore
bounded by the sum of probabilities for distillation error from input states and for
error in the distillation circuit: pout ≤ V · PL(pg, d) + 35pin3, where V is the number
of plumbing pieces and pin is the error of the input T gates. The volume, in unit cells
of the surface code, is the product of number of plumbing pieces and the volume of a
single plumbing piece, which is (d+ dd/4e)3 unit cells.
Fowler and Devitt constructed a version of the BK protocol in the surface code
with V = 192 plumbing pieces [94]; however, this work considers the volume to be
slightly larger. An important issue for distilling |A〉 states in the surface code is that
T gates are implemented using the teleportation circuit in Fig. 5.2, which may also
require an S-gate correction. S is not a native operation in the surface code, but it
is still relatively inexpensive since it can be catalyzed by |Y 〉 without destroying the
magic state [13, 134], as shown in Fig. 5.3. Moreover, the additional overhead is small
because each S gate need only have a fidelity on the same order as the T gate input
error pin, and hence lower code distance can be used for S gates. I estimate that the
operations for these S gates can be implemented in a depth of two plumbing pieces
(there was already one allocated in the volume estimate above), making the total
volume now V = 7× 16× 2 = 224 plumbing pieces for the Bravyi-Kitaev distillation
protocol, as shown in Fig. 5.4. A bounding box serves as a guide to how the volume
is estimated.
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Figure 5.3: Circuit for producing a S gate using the QLUT |Y 〉. The circuit does not
destroy the ancilla qubit, and the Z gate is recorded in the Pauli frame.
5.1.2 Resource Analysis for Bravyi-Kitaev Distillation
Determining the best combination of Bravyi-Kitaev distillation protocols at different
code distances is a resource optimization problem. In the first round of distillation,
increasing code distance will increase volume and lower output error, until the prob-
ability of surface code error is negligible in comparison to the 35pin
3 error from faulty
input states. To move beyond this limit, one must use two rounds of distillation.
Since the inputs to the second round require distillation, the total volume will be 15
times the volume in first round, plus the volume of the second round. Furthermore,
there is positive probability that any distillation circuit will fail, requiring repetition;
I account for this by multiplying volume by 1/(1−pfail), which gives the mean volume
including repeated distillation. For BK distillation, pfail ≈ 15pin. For a specified num-
ber of rounds, let p0 denote the injected state error probability, p1 the probability of
error after one round of distillation, etc. The approximate volume and output error
after round r are given by the recursion relations:
pr = 35pr−13 + 224PL(pg, dr) (5.2)
Vr = 224
r∑
s=1
15r−s
1− 15ps (ds + dds/4e)
3 (5.3)
The factor 224 is the estimated size of the surface code program, in plumbing pieces.
The factor 15r−s is the number of copies of round-s distillation needed to feed into
one instance of round-r distillation.
Using the formulas in Eqns. (5.2) and (5.3), I calculated all possible combinations
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Figure 5.4: Bravyi-Kitaev 15-to-1 distillation implemented in the surface code.
(a) Circuit diagram for BK distillation from Fig. 5.1, repeated here for convenience.
(b) Surface code braiding pattern, derived in Ref. [94]. The horizontal primal defects
(yellow pipes) correspond to qubits on the left. Dual defects (black pipes) implement
logical CNOT gates. The colored pyramids on the right are state injection, corre-
sponding to the T gate followed by X-basis measurement in the circuit. The bottom
pair of primal defects is the output qubit. The volume is 7× 16× 2 = 224 plumbing
pieces. Extra volume is allotted for the conditional S gates in the circuit diagram, as
explained in the text.
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of BK distillation volume (in unit cells) and output error rate, as explained below. The
number of rounds ranged from one to three, the distance in each round ranged from
5 ≤ (d1, d2, d3) ≤ 55, and I calculated results for values of the hardware gate error such
that log10(1/pg) = {3, 3.5, 4, 4.5, 5}. By conventional assumption, the injected |A〉
states used by the first round have pin = 10pg [100], where the factor 10 accounts for
the number of faulty hardware operations during injection and before error correction.
To narrow focus to useful results, I only make note of protocols on the “efficient
frontier,” which consists of those protocols (each having a unique combination of
parameters d1,d2,d3) that are not dominated by any other protocol. In terms of
performance, one protocol dominates another if the first has both lower volume and
lower output error rate; there is no reason to use a dominated protocol. The results
for pg = 10
−3 are shown in Fig. 5.5. The results for other values of pg show effectively
the same behavior, so they are not plotted. In addition to this plot, Table 5.1 gives
the estimated resource costs when using BK distillation for different input error rates
log10(1/pg) = {3, 3.5, 4, 4.5, 5} and output error rates log10(1/pout) = {3, ..., 15}. This
can be compared with tables in Refs. [100, 105–107], most of which only consider
cost in number of input magic states. The difference between my results and those
in Ref. [100] is due mostly to my definition of a unit cell, which contains four qubits
when ancillas are used for stabilizer measurement. Additionally, I estimate a slightly
larger volume for BK distillation in the surface code (224 vs. 192 plumbing pieces).
In the numerical optimization above, I allowed the distance in each round of distil-
lation to be independent of the other rounds, as suggested in Ref. [14]. The protocols
on the efficient frontier approximately double the code distance from one round to
the next. This is an optimization that lowers the burden of error correction; with
increasing strength of error correction, the probability of surface code failure becomes
negligible compared to the distillation error term 35pin
3. To see what difference is
made by this optimization, consider what happens when the distance is the same in
all rounds. The code distance will need to be large enough for total probability of
logical error in the surface code to be well below the target error probability, which
makes the entire distillation procedure very expensive. Figure 5.6 shows the efficient
frontier from Fig. 5.5 compared to this naive approach.
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Figure 5.5: Resource costs for Bravyi-Kitaev distillation protocols. Color denotes the
number of rounds of distillation. For each of one, two or three rounds, the efficient
frontier is plotted. Dashed lines show protocols dominated by a protocol having
different number of rounds, so the efficient frontier considering any number of rounds
is the union of the solid lines.
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log10 (pout)
Volume (unit cells)
(d1, d2, d3)
pg = 10
−3 pg = 10−3.5 pg = 10−4 pg = 10−4.5 pg = 10−5
-3
1.1× 106 3.5× 105
(13) (9)
-4
1.5× 106 3.5× 105 1.4× 105 6.6× 104
(15) (9) (7) (5)
-5
1.1× 107 5.5× 105 3.4× 105 1.4× 105 6.6× 104
(11,17) (11) (9) (7) (5)
-6
1.2× 107 3.2× 106 3.4× 105 1.4× 105 6.6× 104
(11,19) (7,13) (9) (7) (5)
-7
2.0× 107 3.5× 106 5.3× 105 3.3× 105 1.4× 105
(13,21) (7,15) (11) (9) (7)
-8
2.1× 107 6.5× 106 2.7× 106 3.3× 105 1.4× 105
(13,23) (9,15) (7,11) (9) (7)
-9
2.4× 107 7.3× 106 3.1× 106 1.3× 106 3.3× 105
(13,27) (9,17) (7,13) (5,9) (9)
-10
3.1× 107 7.9× 106 3.1× 106 1.5× 106 3.3× 105
(15,27) (9,19) (7,13) (5,11) (9)
-11
3.5× 107 7.9× 106 3.4× 106 1.5× 106 1.3× 106
(15,31) (9,19) (7,15) (5,11) (5,9)
-12
3.1× 108 1.2× 107 3.4× 106 1.9× 106 1.5× 106
(11,15,33) (11,21) (7,15) (5,13) (5,11)
-13
3.2× 108 1.3× 107 4.2× 106 3.1× 106 1.5× 106
(11,17,33) (11,23) (7,17) (7,13) (5,11)
-14
3.3× 108 1.3× 107 7.1× 106 3.1× 106 1.5× 106
(11,17,35) (11,23) (9,17) (7,13) (5,11)
-15
3.4× 108 2.1× 107 7.7× 106 3.4× 106 1.9× 106
(11,19,37) (13,25) (9,19) (7,15) (5,13)
Key: Level-1 BK Level-2 BK Level-3 BK
Table 5.1: Resources for Bravyi-Kitaev magic-state distillation as a function of gate
error pg and output state error pout. Volume is given in unit cells of the surface code.
Beneath volume, the code distance for each round is given. The background color
for each protocol provides a visual guide to the number of rounds. Each reported
protocol has the lowest resource cost for given pg while producing an output state
with error below pout. Injected magic states have error pin = 10pg. Empty cells do
not require distillation because pin is at or below the target pout.
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Figure 5.6: Scaling of efficient and naive programs for BK distillation. The lower
blue trace is the efficient frontier for multi-round BK distillation with code distance
varying by round. The black dashed line is a power law fit with exponent 3.27.
The red trace is the trivial upper bound, i.e. the naive approach with all rounds
of distillation using the same code distance; red overlaps blue for just one round of
distillation. The gray dashed line shows a power law fit with exponent 5.17. For both
solid traces, the abrupt jumps in volume occur where the distillation procedure must
use an additional round.
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As mentioned in the introduction, I will use a Trivial Upper Bound (TUB) for
each program to demonstrate the importance of logic synthesis. In Fig. 5.6, the
naive approach will be the TUB for magic-state distillation. The power law fits
show how the volume required by each method scales as demands on output er-
ror are increased. The optimized logic requires a surface code volume of approx-
imately (4.37 × 104) [log10(1/pout)]3.27 unit cells, while the TUB requires (3.39 ×
103) [log10(1/pout)]
5.17. As demonstrated in Section 3.3, error per plumbing piece in
the surface code scales with exponent 2.84, and the asymptotic scaling exponent of
BK distillation is γ = log3(15) ≈ 2.46. A simple guess would suppose that the naive
protocol would have scaling coefficient 2.84 + 2.46 = 5.30, which is rather close to the
fitting parameter calculated above.
The optimized protocol has scaling exponent 3.27, which is surprisingly close to
the lower bound of 2.84 for a surface code operation. Compressing early rounds of
distillation by lowering code distance works very well to improve performance over the
TUB. For example, at output error 10−12, the optimized protocols reduce resources by
about a factor of 10. The resource estimates in Ref. [13] and Chapter 2 used the naive
method; moreover, T -gate production was found to dominate those resource totals.
Using the optimized BK distillation protocols examined here would dramatically lower
the estimated costs to execute those quantum algorithms. This is the first example
of how logic synthesis can reduce the overhead of fault tolerance by a sizable factor
relative to naive constructions, but this chapter and those that follow will examine
several more.
5.1.3 Alternative Protocols
Many other magic-state distillation protocols have been developed but are not ana-
lyzed here. Notable examples are:
• the 7-to-1 protocol for distilling |Y 〉 with output error O(p3) [56, 57, 60, 94];
• a 2-to-1, O(p2) protocol for |Y 〉 [134];
• the Meier-Eastin-Knill 10-to-2, O(p2) protocol for distilling |H〉 = cos(pi/8)|0〉+
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sin(pi/8)|1〉 (which can be converted to a protocol for distilling |A〉) [105];
• Bravyi-Haah triorthogonal codes distilling (3k+8)-to-k with output errorO(p2) [106];
• Landahl-Cesare generalized Reed-Muller codes distilling the family of states
(1/
√
2)(|0〉+ exp(ipi/2n)|1〉) for integers n ≥ 3 [135];
• a distillation protocol for Toffoli magic states [134]
• a block-code distillation protocol for distilling controlled-controlled-Z (locally
equivalent to Toffoli) [107, 123].
In addition to analysis in the original proposals, there has been work to understand
the resource costs associated with fault tolerance for some of these protocols. Several
researchers have considered the limits on errors in magic states for distillation to suc-
ceed [133, 136]. Reference [137] considers the effectiveness of magic-state distillation
using faulty gates. An equivalent form of the triorthogonal codes called “block codes,”
implemented with surface code error correction, was analyzed in Ref. [100]. Finally,
it is worth mentioning that a handful of codes, such as the Steane code and some
topological color codes, use a fault-tolerant state injection method rather than magic-
state distillation. While this technique is appealing for its simplicity, the surface code
still appears to have better performance for the reasons outlined in Section 2.3.
5.2 Multilevel Distillation
I developed another distillation protocol for |H〉 = cos(pi/8)|0〉+sin(pi/8)|1〉 states (or
|A〉, through slight modification) to probe the limits of magic-state distillation [107].
Let the efficiency of a distillation protocol be measured only in terms of input and
output states with γ = log(k/n)/ log(d), where n is the number of input states, k
is the number of output states, and the output error is O(pd). In their work on
triorthogonal codes, Bravyi and Haah conjectured that γ ≥ 1 [106]. All previous
distillation methods obey this limit, but there was no protocol for |A〉 states that
approached γ = 1. The multilevel protocols described below come arbitrarily close to
CHAPTER 5. DISTILLATION PROTOCOLS 63
γ = 1 in certain limits, which is interesting theoretically. However, I ultimately con-
clude that these methods are probably not useful for quantum computing. This is an
instructive example for logic synthesis because it shows that narrowly improving one
aspect of fault-tolerant computation may not be effective at lowering overall resource
costs. Still, the techniques developed below may be useful in other applications.
5.2.1 Block Codes with Transversal Hadamard
As a preliminary step, I define a family of CSS quantum codes that encode k logi-
cal qubits, where k is even, using (k + 4) physical qubits. Furthermore, these codes
possess a transversal Hadamard operation, so I call them collectively “H codes” and
denote Hn as the code using n = k + 4 physical qubits. Any H code may be de-
fined as follows. The stabilizer generators are S(1) = X1X2X3X4, S
(2) = Z1Z2Z3Z4,
S(3) = X1X2X5X6 . . . Xn, S
(4) = Z1Z2Z5Z6 . . . Zn, where subscripts index over phys-
ical qubits and tensor product between Pauli operators is implicit. The logical Pauli
operators (corresponding to logical qubits), denoted with an over bar and indexed
by i = 1 . . . k, are X i = X1X3Xi+4 and Zi = Z1Z3Zi+4. The Hadamard transform
exchanges X and Z operators, so application of transversal Hadamard gates at the
physical level enacts a transversal Hadamard operation at the logical level, which will
be a useful property when I later concatenate these codes. All H codes have distance
two, which means they can detect a single physical Pauli error. The product of two
logical Pauli operators of the same type for two distinct logical qubits has weight two
(number of non-identity physical, single-qubit Pauli operators); the product of same-
type Pauli operators on all logical qubits is also weight-two at the physical level. The
stabilizers come in matched X/Z pairs, so there are no weight-one logical operators.
The (+1) eigenstate |H〉 of the Hadamard operator H = (1/√2)(X + Z) is a
magic state for universal quantum computing [104–106, 132, 133]. In particular, two of
these magic states can be consumed to implement a controlled-H operation [105, 132],
enabling one to measure in the basis of H (see Fig. 5.7(a)). The distillation procedure
is as follows: (a) encode faulty |H〉magic states in an H code; (b) measure in the basis
of the transversal Hadamard gate by consuming |H〉 ancillas; (c) reject the output
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Figure 5.7: Distillation of |H〉 magic states using an H code. (a) Controlled-
Hadamard gate is constructed using T gates, each of which requires one |H〉 state (or
|A〉). (b) Initial |H〉 states (left) are encoded with four additional qubits, initialized
to |0〉 here. The boxes “Encode” and “Decode” represent quantum circuits for en-
coding and decoding, which are not shown here. Modified from version published in
Ref. [107].
states if either the measure-Hadamard or code-stabilizer circuits detect an error. For
example, when an H(k+4) code is used for distillation, k |H〉 states are encoded as
logical qubits using (k + 4) physical qubits. Each transversal controlled-Hadamard
gate consumes two |H〉 states [105], and this gate is applied to all physical qubits,
which results in the (3k + 8)-to-k input/output distillation efficiency of these codes.
A diagram of the quantum circuit for distillation using H6 is shown in Fig. 5.7(b).
5.2.2 Multilevel Protocols
Multilevel distillation uses concatenated codes with transversal Hadamard for distil-
lation, in such a manner that the protocol uses two classes of input magic states,
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where the classes have different levels of infidelity and enter at different concatena-
tion levels in the code. The |H〉 ancillas consumed for transveral controlled-Hadamard
measurement are of lower fidelity than the encoded logical |H〉 states being distilled.
When two quantum codes with transversal Hadamard are concatenated, the result-
ing code also has transversal Hadamard. Under appropriate conditions, the distance
of the concatenated code is the product of the distances for the individual codes:
d′ = d1d2 [105]. Thus the concatenation of two H codes yields a distance-4 code with
transversal Hadamard, and r-level concatenation has distance 2r.
The concatenation conditions for H codes are that, through all levels of concate-
nation, any pair of physical qubits have at most one encoding block (at any level)
in common. The reasons for this restriction are that logical errors in the same block
are correlated and that the statement above regarding distance multiplying through
concatenation assumes independence of errors. Consequently, two logical qubits from
the same encoding block can never be paired again in a different encoding block. The
required arrangement of qubits can be given a geometric interpretation. Arrange all
physical qubits at points on a Cartesian grid in the shape of a rectangular solid, with
the number of dimensions given by the number of levels of concatenation. A square,
cube, or hypercube are possible examples at dimensionality two, three, or four. Each
dimension is associated with a level of concatenation, and there must be an even
n ≥ 6 qubits in each dimension to form an H code. Construct H codes in the first
dimension by forming an encoding block with each line of qubits in this direction, as
in Fig. 5.8(a). This will give rise to k = n − 4 logical qubits along each line in this
direction. Repeat this procedure by grouping these first-level logical qubits in lines
along the second dimension to form logical qubits in a two-level concatenated code,
as in Fig. 5.8(b). Continuing in this fashion through all dimensions ensures that any
pair of qubits have at most one encoding block in common.
As with the H codes, multilevel codes use a transversal logical Hadamard-basis
measurement to detect whether any one encoded qubit has an error (an even number
of encoded errors would not be detected). If the logical |H〉 states have independent
error probabilities l, then the distilled states will have infidelity O(l
2) with perfect
distillation. One must also consider whether the Hadamard-basis measurement has
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Figure 5.8: Concatenation of H codes. (a) Six physical qubits are coupled into an
H6 code with two logical qubits (b) A 6×6 array of physical qubits are coupled into a
concatenated two-level H6 code. Originally published in Ref. [107]. c©2013 American
Physical Society.
an error. For a two-level code arranged as a square of side length n, the transversal
controlled-Hadamard gates at the lowest physical level require (2n2) |H〉 magic states,
each of which has infidelity p. However, this is a distance-4 code, so for independent
input error rates, the probability of failing to detect errors at the physical level is
O(p
4) + O(lp
2) (analysis is provided in Section 5.2.3). The code can detect more
errors in the magic states at the lower physical level, so these |H〉 states can be of
lower fidelity than the magic states encoded as logical qubits and successfully perform
distillation. This is the essential distinction between multilevel distillation and all
prior distillation protocols. When multiple rounds of distillation are required [13, 14],
low-fidelity magic states are less expensive to produce, so multilevel protocols achieve
higher efficiency.
Multilevel distillation protocols are applied in rounds, beginning with a small
protocol (such as an H code) and progressing to concatenated multilevel codes. Let us
denote the output infidelity from a single round by the function out = E
n1×...nt
t (l, p).
For each such function, t is the dimensionality (number of levels of concatenation) and
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n1 . . . nt are the sizes of each dimension, which need not all be the same. As before,
l and p refer to the independent error probabilities on logical and physical magic
states, respectively. A typical progression of rounds using a source of |H〉 states with
infidelity 0 might be 1 = E
n
1 (0, 0), 2 = E
n×n
2 (1, 0), etc.
Multilevel protocols tend to be much larger in both qubits and gates than other
protocols. Because there can be many encoded qubits, the protocol is still very
efficient, but the size of the overall circuit may be a concern for some quantum
computing architectures. At any number of levels, the distilled output states have
correlated errors, so distilled magic-state qubits in multilevel distillation must never
meet again in a subsequent distillation circuit (it is a requirement that errors are
independent within the same encoding block, as in Refs. [105, 106]). Let us suppose
that one performs two rounds of distillation, where the first round uses one-level
distillers with k encoded magic states and the second round uses two-level distillers
with k2 encoded states. Because the inputs to each distiller in the second round must
have independent errors, there must be k2 independent distillation blocks in the first
round. Therefore, to distill k3 output states through two rounds, the number of input
states is
Ninputs = k
3[logical inputs] + 2k2(k + 4)[physical inputs]
+2k(k + 4)2[physical inputs]
= 5k3 + 24k2 + 32k. (5.4)
Consider a similar sequence through r rounds with each distiller in round q having
kq encoded qubits. The total number of logical magic states is kr × kr−1 × . . . k =
kr(r+1)/2 to ensure that errors are independent between logical magic states in every
round. In the first round, the number of consumed magic states is 2(k+4)kr(r+1)/2−1;
in any subsequent round q ≥ 2, the number of consumed magic states is 2q−1(k +
4)qkr(r+1)/2−q (recall that the Hadamard measurement is implemented 2q−2 times,
meaning it is repeated for q ≥ 3). The total number of input magic states can thus
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be expressed as
Ninputs =
[
1 +
k + 4
k
+
r∑
q=1
2q−1
(
k + 4
k
)q]
kr(r+1)/2. (5.5)
For r = 2, this reproduces Eqn. (5.4). What also becomes clear is that the total size
of multilevel protocols becomes unwieldy as r and k increase. For example, the case of
r = 3 and k = 10 would require about 1.87×107 input magic states and a comparable
number of gates to distill 106 output magic states. In general, the most efficient
multilevel distillation protocols use large k and multiple rounds, where efficiency is
measured in the ratio of low-fidelity |H〉 input states consumed to yield a single high-
fidelity |H〉 output. Because of the complexity of such protocols, the greatest benefit
from their application is seen in large-scale quantum computing, where a typical
algorithm run may require 1012 magic states, each with error probability 10−12 [13].
It may be possible for alternative designs to circumvent these issues. If the first
round uses a different protocol without correlated errors across logical magic states,
such as Bravyi-Kitaev 15-to-1 distillation, then having multiple distillation blocks
is unnecessary in the second round using a two-level concatenated protocol, which
would lead to smaller multi-round, multilevel protocols. Indeed, the results below
show that optimal protocols found by numerical search happen to take this approach.
The scaling exponent γ of a distillation protocol characterizes its efficiency. Specif-
ically, O(logγ(in/out)) input states are required to distill one magic state of infidelity
out. Scaling exponents for previous protocols are γ ≈ 2.46 (“15-to-1” [104, 132]),
γ ≈ 2.32 (“10-to-2” [105]), and γ ≈ 1.6 (triorthogonal codes [106]). Moreover, Bravyi
and Haah conjecture that no magic-state distillation protocol has γ < 1 [106]. In
this work, if each round of distillation uses one higher level of concatenation in the
multilevel protocols, then the number of consumed inputs doubles. In the limits of
k →∞, → 0, multilevel protocols require 2r+1 input states to each output state for
r rounds of distillation, where the rth round is a level-r distiller. The final infidelity
is O((in)
2r), so the scaling exponent is γ = log(2r + 1)/ log(2r) → 1 as r → ∞,
which is the closest any protocol has come to reaching the conjectured bound. I show
later through numerical simulation that γ ≈ 1 for error rates relevant to quantum
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computing.
5.2.3 Error Analysis for Multilevel Distillation
For simplicity, make the conventional assumption that all quantum circuit operations
are perfect, except for the initial |H〉 magic states being distilled. This is a valid
approximation if all operations are performed using fault-tolerant quantum error cor-
rection where the logical gate error is far below the final infidelity for distilled magic
states [13, 14, 57]; for a more explicit construction of fault-tolerant distillation cir-
cuits, see Ref. [94]. Additionally, following the methodology in Refs. [104, 105], one
can consider each magic state with infidelity  as the mixed state ρ = (1− )|H〉〈H|+
|−H〉〈−H|, where |−H〉 is the (−1) eigenstate of the Hadamard operation.
Determining the infidelity at the output of distillation becomes simply a matter of
counting the distinct ways that errors lead to the circuit incorrectly accepting faulty
states, which is aided by the geometric picture from Section 5.2.2. It is essential
that error probabilities l and p for each input magic state are independent. Then a
one-level, (3k + 8)-to-k distiller using the H(k+4) code has output error rate on each
|H〉 state as
E
(k+4)
1 (l, p) = (k − 1)l2 + (2k + 2)p2 + (. . .), (5.6)
where higher order terms denoted (. . .) are omitted. The numerical results justify the
use of lowest-order approximations as higher-order terms are negligible in optimally
efficient protocols. The lowest-order error rates are both second order, because the
Hadamard basis measurement and H(k+4) code can together detect a single error in
any magic state. The probability of the distiller detecting an error, in which case
the output is discarded, is kl + 2(k + 4)p + (. . .). If l = p = , then the output
error rate of (3k+ 1)2 conditioned on success is the same as in Ref. [106]. Using the
two-level distiller constructed from concatenated H(k+4) codes, the output infidelity
for each distilled |H〉 state is
E
(k+4)×(k+4)
2 (l, p) = (k
2 − 1)l2 + 8(k2 + 4k + 3)p4
+(k + 4)2lp
2 + (. . .). (5.7)
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The probability of the two-level distiller detecting an error is
perror = k
2l + 2(k + 4)
2p + 2k
2(k + 4)2lp + (. . .). (5.8)
Similar error suppression extends to higher multilevel protocols, as examined in more
detail below.
The multilevel codes analyzed here use concatenated H codes, though other codes
could be concatenated. When two H codes are concatenated, the logical qubits of
the first level of encoding are used as physical qubits for completely distinct codes at
the second level. Consider a two-level scheme: if the codes at first and second levels
are [[n1, (n1− 4), 2]] and [[n2, (n2− 4), 2]], respectively, then the concatenated code is
[[n1n2, (n1 − 4)(n2 − 4), 4]], as shown in Fig. 5.8(b). This process can be extended to
higher levels of concatenation.
Determining the potential errors and their likelihood in multilevel protocols re-
quires careful analysis. Let us enumerate the error configurations which are detected
by the protocols; the error probability is given by summing the probability of all er-
ror configurations that are not detected and that lead to error(s) in the encoded |H〉
states. As a first step, the analysis of multilevel codes is simplified by considering each
input magic state to the quantum computer as having an independent probability of
Y error, as discussed in Refs. [104, 105]. Hence only one type of error stems from
each magic state used in the protocol.
Identifying undetected error events in multilevel distillation, which lead to output
error rate, is aided by the geometric picture introduced before. Qubits which will
form the code are arranged in a rectangular solid, then grouped in lines along each
dimension for encoding. There are two error-detecting steps which together imple-
ment distillation: the Hadamard-basis measurement and the error detection of the
H codes. The Hadamard measurement registers an error for odd parity in the total
of encoded state errors and physical-level errors in the first round of T gates, and
there is one of these for each qubit site in the code (see Fig. 5.7).
The second method for H codes to detect errors is by measuring the code stabi-
lizers. The code stabilizers detect any configuration of errors which is not a logical
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operator in the concatenated code. Because of the redundant structure using over-
lapping H codes, only a very small fraction of error configurations evade detection.
Before moving on, note that at each qubit site, there are two faulty gates applied, and
two errors on the same qubit will cancel (however, the first error will propagate to
the Hadamard-basis measurement). Conversely, a single error in one of the two gates
will propagate to the stabilizer-measurement round, but only an error in the first
gate will also propagate to the Hadamard measurement. The stabilizer-measurement
round will only “see” the odd/even parity of the number of errors at each qubit site.
One type of error event that occurs at concatenation levels three and higher re-
quires special treatment. If there is an error in an encoded magic state and errors
on two physical states used for the same controlled-Hadamard gate at the physical
level, then this combination of input errors is not detected by the distillation proto-
col, leading to logical output error. This event leads to the O(lp
2) error probability
mentioned previously, which is not an issue for two-level protocols, but it must be ad-
dressed in levels three and higher. The solution for t-level distillation, where t ≥ 3, is
to repeat the controlled-Hadamard measurement 2(t−2) times, consuming 2(t−1) magic
states at the physical level. After each transversal controlled-Hadamard, the code
syndrome checks for detectable error patterns. With this procedure, one encoded-
state error would also require at least 2(t−1) errors in physical-level magic states to go
undetected, leading to probability of error that scales as O(lp
2t−1).
Consider the pattern of errors after the two potentially faulty gates on each qubit
in the t-dimensional Cartesian grid arrangement. The many levels of error checking
in the H codes can detect a single error in any encoding block at any encoding level.
For this analysis, let us separate the (k + 4) qubits in a single H code block into two
groups: the first four qubits are “preamble” qubits, while the remaining k qubits are
index qubits. The reason for this distinction is that the logical Y i operators, which
would also be undetected error configurations, have common physical-qubit operators
in the preamble, with a degeneracy of two: Y i = −Y1Y3Yi+4 = −Y2Y4Yi+4, because
of the stabilizer Y1Y2Y3Y4. Conversely, the logical operators are distinguished by the
ith logical Pauli operator having a physical Pauli operator on the ith index qubit
(numbered (i+ 4) when preamble is included).
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The preamble/index distinction makes it easier to identify the most likely error
patterns. For any size H code, there are two weight-2 errors in the preamble: Y1Y2
and Y3Y4. Logically, these represent the product of Y operators on all encoded qubits.
In the index qubits, any pair of errors is logical: Yi+4Yj+4 = Y iY j. However, a pair
of errors split with one each in preamble and index is always detectable by the code
stabilizers. Thus, any single encoded qubit could have a logical error stemming from a
pair of errors in two different configurations in the preamble or (k− 1) configurations
in the index qubits. There is also one weight-three error. Each physical-state error
configuration is multiplied by a degeneracy factor that is the number of ways an even
number of errors occur before the CNOT in Fig. 5.7, thereby evading the Hadamard
measurement. Thus the probability of logical error is 2(k+ 1)p
2 + 4p
3 +O(p
4). The
Hadamard measurement fails to detect an even number of errors in the logical input
states. There are (k − 1) ways that a pair of encoded input errors could corrupt any
given qubit and (k−1)(k−2)(k−3)/6 ways four errors could corrupt any given qubit
(assuming k ≥ 4). This contributes error terms (k − 1)l2 + (1/6)(k − 1)(k − 2)(k −
3)l
4 + O(6). Finally, it is possible for a single logical error and an odd number of
physical errors before the CNOT in Fig. 5.7, potentially in conjunction with other
physical errors after CNOT, to occur simultaneously in a way that evades both checks.
This contributes a term (k + 4)lp
2 + 8(k − 1)lp3 +O(lp4).
The numerical analysis detailed below shows that efficient use of one-level H codes
has similar error rates for l and p, and both are below 0.01, so the relevant terms in
the error functions for one-level H codes are E
(k+4)
1 (l, p) = (k− 1)l2 + (2k+ 2)p2 +
(. . .), which reproduces Eqn. (5.6). As a result, the higher-order terms above can be
neglected for this range of parameters so long as k is not too large. Simply put, if
the higher terms become relevant (i.e. l, p, or k is sufficiently large in magnitude),
then the distillation protocol is being used ineffectively, and it may in fact cause
more errors than it corrects. These findings are supported by the numerical search
for optimal protocols, justifying this approximation.
When H codes are concatenated, the analysis of undetected error patterns be-
comes more complicated. In particular, logical errors from one layer of encoding
must be “matched” with errors from other encoding blocks to go undetected at the
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next level. Consider the case of the level-two-concatenated, square-array distiller, and
focus on one of the encoded states. As before, a pair of encoded-state input errors
evades the Hadamard measurement, which contributes a term (k2 − 1)l2. The un-
detected errors resulting from consumed magic states are more complicated. Within
the upper encoding block, there are two ways a logical error could be caused by a
pair of errors in the preamble, and (k − 1) possibilities for logical error from a pair
of index errors. However, each of the inputs to the second level are the logical qubits
of distinct H codes at the first level, which has additional error detection. The most
likely errors from the first level come in pairs, but these pairs are sent to different
codes at the second level. As a result, the error patterns from the first level must come
in “matched” pairs that are also not detected at the second level. For any particular
error configuration going into a block at the second level, there are four preamble con-
figurations and (k−1) index configurations at the first level that could have caused it.
There are (k+ 1) undetected error configurations at the second level, and the degen-
eracy factor of four physical errors is eight, so the consumed magic states contribute
a term 8(k + 1)(k + 3)p
4. Finally, the most likely way that physical and encoded
errors can occur in conjunction is a logical error on the magic state in question and
two physical errors on the same qubit anywhere, which has probability (k + 4)2lp
2.
Combined, these error terms reproduce the results in Eqn. (5.7). Higher-order terms
can be neglected because they are found to be negligible in optimal protocols. For
example, the first optimal two-level protocol has parameters k = 8, l = 3.5 × 10−5,
and p = 9 × 10−4, where both input types come from earlier rounds of distillation
(Bravyi-Kitaev and Meier-Eastin-Knill, respectively). More details of the numerical
search are given below.
Continuing this approach, one can show the significant error terms at level t ≥ 3
are given by
E
(k+4)t
t (l, p) = (k
t − 1)l2 + 2(2t+t−3)(k + 1)(k + 3)t−1p(2t)
+(k + 4)t(2
(t−2))lp
(2(t−1)) + (. . .). (5.9)
These terms incorporate degeneracy in error configurations and repeated Hadamard
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measurements. The coefficients of the second and third terms on the RHS of Eqn. (5.6)
represent physical error configurations and encoded+physical combinations, respec-
tively, and these grow rapidly as a function of r. Accordingly, the optimal-protocol
search does not advocate the use of three-level protocols until the desired output er-
ror rate is below 10−25, which is beyond the needs of any quantum algorithm so far
conceived. No four-level protocols were found to be optimal for output error rates
above 10−40, which under practical considerations means they are not likely to ever
be used.
5.2.4 Resource Analysis for Multilevel Distillation
Figure 5.9 shows the performance of optimal multi-round distillation protocols identi-
fied by numerical search, indicating the number of input states with 0 = 0.01 required
to reach a desired output infidelity out. The markers indicate the type of protocol in
the last round of distillation, including Bravyi-Kitaev [104], Meier-Eastin-Knill [105],
and multilevel H codes. The search attempts to identify the best distillation routines
using any combination of known methods. Note that the recent Bravyi-Haah pro-
tocols [106] have the same performance as one-level H codes. As expected, there is
a trend of using higher-distance multilevel protocols in the last round as the output
error rate out decreases (earlier rounds may use different protocols). Where present,
open markers indicate the best possible performance of previously studied protocols
without the advent of multilevel distillation, and multilevel distillation is dominant
for out ≤ 10−7, which is the regime pertinent to quantum computing. Moreover, in
this regime, input error rates are sufficiently small that only lowest-order terms in the
E(·) output-error functions are significant. The linear fit provides empirical evidence
that the scaling exponent is γ ≈ 1 in this regime, which demonstrates that multilevel
protocols are close to the conjectured optimal performance in practice.
A single level of distillation using H codes (or “block codes”) in the surface code
was analyzed by Fowler, Devitt, and myself [100]. It should be noted that H codes are
essentially equivalent to the triorthogonal codes proposed by Bravyi and Haah [106],
so the resource costs are probably the same as well. We found that some resource
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Figure 5.9: Average number of input |H〉 states with in = 0.01 consumed to produce a
single output |H〉 state with fidelity out. Multiple-round distillation can use different
protocols in each round, and the markers indicate just the last round of distillation.
The grey-shaded squares, triangles, and circles show, respectively, the best distillation
possible with only 15-to-1 [104], 10-to-2 [105], and triorthogonal-code [106] protocols.
The dashed line is a linear fit 14 log10(1/out)− 40. Originally published in Ref. [107].
c©2013 American Physical Society.
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advantage over Bravyi-Kitaev distillation was possible with careful selection of the
code distance. The block code analyzed therein performs (3k+ 8)-to-k distillation of
the magic state |A〉 = (|0〉+epii/4|1〉)/√2, with output error (3k+1)p2 to lowest order.
The number of surface code plumbing pieces was 96k + 216 for k output states; the
average of 96 + 216/k can reach as low as half that of the equivalent results for the
Bravyi-Kitaev protocol (V = 192 plumbing pieces was used in that work). For the
same output error rate, block codes may deliver a volume lower by a factor of 2 or 3.
However, this comes with significant caveats. As discussed above, correlated errors
are a nuisance. The outputs of one block-code distillation must fan out to different
protocols in the next round. Magic states with correlated errors could not be used
in the same error-detecting Toffoli gate, as discussed in Chapter 6. Because it is not
simple to handle these complications, block codes are not included in the resource
analysis of this work.
Multilevel protocols, which are the concatenation of multiple block codes, have
not (to my knowledge) been analyzed in the surface code. As mentioned above, circuit
diagrams for these protocols are difficult to construct, and a manual construction of
the surface code braiding topology may not be practical. Perhaps the development of
automated synthesis tools for the surface code could solve this task [122]. However,
there is good reason to believe that multilevel protocols are not very useful anyway.
These protocols only show advantage using the simple metric of counting input states
to output states when error rates are very very low. Furthermore, this metric does not
capture the overhead associated with long-range interactions needed for the massive
surface code topology. Multilevel protocols are fascinating in theory because they are
the only known form of distillation that comes arbitrarily close to the conjectured
bound γ ≥ 1 [106]. For the more practical matter of developing resource-efficient
quantum logic, the Toffoli constructions in Chapter 6 appear much more promising.
5.3 Fourier-State Distillation
Distillation protocols need not purify single-qubit states. Single-qubit magic states
like |A〉 are conceptually simpler to use, but there are many other useful quantum
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states, such as QLUTs for multi-qubit operations. One example is the three-qubit
QLUT for Toffoli gates. Aliferis provides a distillation protocol for this state [134],
and Chapter 6 is devoted to other error-detecting programs to produce this state.
This section considers an even larger multi-qubit register that I call a “Fourier state”
for its straightforward connection to the quantum Fourier transform [7]. Fourier
states are useful for producing arbitrary phase rotations, which Chapter 7 examines
in detail. Moreover, the distillation protocol for Fourier states is intriguing because it
invokes multiple levels of logic synthesis, and I discuss the importance of hierarchical
logic synthesis in Chapter 9.
To give some context, a Fourier state of size n qubits is defined as
|γ(k)〉 = 1√
N
N−1∑
y=0
ei2piky/N |y〉, (5.10)
where N = 2n. Note that this sign convention is opposite of that in Ref. [117]. These
states are eigenstates of the modular addition operator U⊕1|x〉 = |x+ 1 (mod N)〉:
U⊕1|γ(k)〉 = e−i2pik/N |γ(k)〉. (5.11)
Using this property, a phase-rotation gate can be approximated using a Fourier state
and an addition circuit, which is known as phase kickback [55, 117, 138, 139]. This
method can produce any rotation around the Z axis of the Bloch sphere in units
of pi/2n−1 radians, so the precision required by a quantum algorithm determines n.
A notable feature of phase kickback is that the register |γ(k)〉 is preserved, which
means it can be used repeatedly. Many implementations of addition circuits are
known [118, 140–142], but the fault-tolerant preparation of Fourier states has re-
ceived less attention. Kitaev et al. propose a scheme based on phase estimation [55],
but this protocol suffers from two notable disadvantages. First, the resulting state
|γ(k)〉 has random odd k. Second, the protocol requires a Fourier transform, which
requires phase rotations; since the purpose of phase kickback is to produce phase
rotations, implementing the Fourier transform to produce the Fourier state requires
an approximate, iterative procedure. This paper develops a fault-tolerant distillation
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protocol for producing the frequently used |γ(1)〉 state with O(n log n) gates from a
finite set. I also give a related protocol for constructing any |γ(k)〉 using O(n2) gates.
The analysis of resource costs in this thesis and in Refs. [14, 94, 100, 143] indicates
that, when using surface code error correction, producing a Toffoli gate with error
around 10−8 – 10−12 requires comparable physical resources to producing a single
T gate having the same error probability. Figure 5.10 shows the resource costs, in
surface code volume, of one fault-tolerant T gate vs. one fault-tolerant Toffoli gate.
For each of the operations, Fig. 5.10 shows the efficient frontier for the protocols con-
sidered in Section 5.1 and Chapter 6. All of Chapter 6 is devoted to analyzing Toffoli
gates, but for now I use the final results (volume as function of pout) to analyze a dis-
tillation protocol for Fourier states. What is striking is that a Toffoli gate is actually
less expensive than a T gate for some values of output error, which motivates the
proposal in this section to construct arbitrary rotations from Toffoli gates. Chapter 6
will show how produce such efficient Toffoli gates, and Chapter 7 will use the accu-
mulated results to produce phase rotations. In Section 5.3.3, I return to quantifying
the resource costs of Fourier-state distillation.
Although Fig. 5.10 suggests that using Toffoli gates could be more resource-
efficient than T gates, there are some remaining issues to resolve. In particular,
one must consider how to efficiently compile phase rotations, which appear in many
quantum algorithms, using Toffoli gates. The results of this section complete the
phase-kickback protocol [55, 117, 138] mentioned previously by showing that the
discrete set of Clifford operations and Toffoli gates can efficiently approximate any
phase rotation. This approach competes with constructions that require fault-tolerant
T gates [144–147], and I make such a comparison in Chapter 7.
The analysis of Fourier-state distillation is organized as follows. Section 5.3.1
presents a protocol for distilling the “fundamental” Fourier state |γ(1)〉 from approxi-
mations produced using only Clifford gates. Section 5.3.3 analyzes the resource costs
of the distillation protocol, which is summarized here. The program for constructing
an n-qubit |γ(1)〉 state requires circuit width 2n + O(1) qubits, circuit depth O(n)
gates, and O(n log n) Toffoli gates in total. Finally, Section 5.3.4 outlines a protocol
for distilling |γ(k)〉 with arbitrary k using O(n2) Toffoli gates.
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Figure 5.10: Resource costs for one T gate vs. one Toffoli gate, as a function of
error probability. The T gate is produced using magic-state distillation, as analyzed
in Section 5.1. The Toffoli gate resources are the best results from the methods
analyzed in Chapter 6.
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5.3.1 Distilling the Fundamental Fourier State
The fundamental |γ(1)〉 state of size n qubits is required for phase-kickback construc-
tions (see Chapter 7) for both single-qubit phase rotations and two-qubit, controlled
phase rotations [117]. This state is also useful for constructing a quantum Fourier
transform (or its approximate version) through a special form of phase kickback called
quantum-variable rotation [117]. In this subsection, I show how to construct |γ(1)〉
using a distillation protocol that uses quantum adders [118, 140–142]. Later, I gener-
alize the method to distill |γ(k)〉 for arbitrary k, but the special case of k = 1 requires
fewer quantum gates.
Any pure Fourier-basis state where N in Eqn. (5.10) is a power of 2 is separable
into individual qubits. Using a general Z-axis rotation Rz(φ) = exp[ipiφ(I −Z)/2], a
Fourier state can be decomposed as
|γ(k)〉 = [Rz(kpi/20)|+〉]⊗ [Rz(kpi/21)|+〉]⊗ [Rz(kpi/22)|+〉]⊗ (. . .). (5.12)
The single-qubit state |+〉 = H|0〉 = (1/√2)(|0〉 + |1〉). Using Eqn. (5.12), one can
see that the quantum state
|γ˜(1)0 〉 = Z|+〉 ⊗ S|+〉 ⊗ I|+〉 ⊗ I|+〉 ⊗ (. . .) (5.13)
is an approximation of |γ(1)〉 (denoted with tilde). Moreover, |γ˜(1)0 〉 can be produced
using only Clifford gates. The rotations of pi/4, pi/8, etc. in Eqn. (5.12) that are
omitted in Eqn. (5.13) become exponentially close to identity (in gate fidelity) with
increasing qubit index, so they may be approximated with identity gates. This is
the same justification behind neglecting small-angle rotations in the approximate
quantum Fourier transform [148]. The fidelity between the approximate and ideal
states is
∣∣∣〈γ˜(1)0 | γ(1)〉∣∣∣2 ≥ 0.81 for all values of n, as shown in Section 5.3.2.
Each approximate initial state can be expanded in the orthonormal Fourier-state
basis as
|γ˜(1)0 〉 =
N−1∑
j=0
aj|γ(j)〉, (5.14)
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where the dominant term among the complex coefficients is a1, with magnitude |a1|2 ≈
0.81 from above. I ignore complex phase because all of the analysis is performed in
the Fourier basis, and the distillation protocol depends only on the magnitudes of the
Fourier-basis coefficients.
Using two approximate |γ˜(1)〉 states (dropping subscript for generality), the dis-
tillation protocol is very simple, requiring just two steps:
1. Add one register to the other. Binary-encoded, mod-2n addition given by
Uadd|v〉|w〉 = |v〉|w + v (mod 2n)〉
has been studied extensively [118, 140–142]. Notably, many addition circuits
use the Toffoli gate as the non-Clifford operation. In the Fourier basis, the
addition circuit implements
Uadd|γ(k)〉|γ(k′)〉 = |γ(k−k′)〉|γ(k′)〉.
As an aside, this is precisely phase kickback, where the Fourier index k′ of the
second register determines the quantum-variable rotation applied to the first
register (see Section 7.2).
2. Measure the first register in the Fourier basis, and postselect the cases where the
result is |γ(0)〉. The resulting output has each of its Fourier-basis coefficients
{ak} weighted by the probability that both inputs to distillation were in the
|γ(k)〉 state. If both inputs had sizable overlap with a particular state, then
the fidelity conditioned on successful distillation is concentrated to a higher
magnitude, and probability of being in unwanted basis states is suppressed.
The quantitative expressions for distillation success probability and projection of
output state into the Fourier basis are simple to derive. Let the two inputs to distil-
lation have Fourier-basis coefficients {aj} and {a′j} as in Eqn. (5.14). The probability
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Figure 5.11: Circuit for distilling Fourier states. Each Fourier state is a multi-qubit
register, and only three qubits are shown, with the rest indicated by vertical dots. For
clarity, this circuit shows the inputs as Fourier-basis states, but in actual distillation
protocols, each input will be a superposition of Fourier-basis states. The addition
circuit shown in the dashed box would be decomposed into Clifford gates and Toffoli
gates. The verification step is implemented with Hadamard H and computational-
basis measurement MZ on each qubit in the top register.
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of measuring |γ(0)〉 (i.e. distillation succeeds) is given by
Psuccess =
N−1∑
y=0
|ay|2
∣∣a′y∣∣2 . (5.15)
The output register of distillation will have Fourier coefficients {bj} with magnitudes
|bj|2 =
|aj|2
∣∣a′j∣∣2
Psuccess
. (5.16)
These expressions mirror those of entanglement distillation [125, 126]. The fidelity
of the output state is F = |b1|2, and the error probability in the distilled state is
 = 1− F .
A general Fourier-basis measurement would pose a problem because it requires
operations outside the Clifford group, but I show how to circumvent this issue with
Clifford gates. Since the quantum computer only supports computational-basis mea-
surements, one would require a quantum Fourier transform (QFT) to map between
the bases. This is essentially the obstacle encountered by the Kitaev-Shen-Vyalyi
protocol [55], which addresses the matter with an iterative procedure of approximate
QFTs. However, the Fourier distillation protocol does not require a complete Fourier-
basis measurement; instead, one only needs to know if the first register is in state
|γ(0)〉. This state happens to be the tensor product of |+〉 states, which are eigenstates
in the X-basis. Hence, one only needs the ability measure in the X basis, as shown
in Fig. 5.11. If each qubit is the |+〉 state, then the register was projected into |γ(0)〉,
and distillation succeeds. Otherwise, reject the output and attempt again. Since H
and MZ are in the Clifford group, they are considered inexpensive to produce relative
to the preceding non-Clifford addition circuit. In addition to preparing the specific
state |γ(1)〉 (as opposed to a random Fourier-basis state [55, 117]), this measurement
trick is how Fourier distillation improves on the method in Ref. [55].
If the two input states are both |γ˜(1)0 〉 from Eqn. (5.13), then |aj|2 =
∣∣a′j∣∣2 for all
j. In general, when the inputs satisfy |aj|2 =
∣∣a′j∣∣2 for all j, I say the distillation
is “symmetric.” The success probability is Psuccess =
∑N−1
y=0 |ay|4 ≈ 0.67, where the
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coefficients {aj} can be calculated using the method in Section 5.3.2. The Fourier-
basis weights of the output state are |bj|2 = |aj|4 /Psuccess. The fidelity F = |b1|2 after
one round of distillation is upper-bounded by 0.986, so multiple rounds of distillation
are needed to reach arbitrarily high fidelity. This bounded fidelity also means that
early rounds of distillation can use fewer than n qubits to represent the intermediate
Fourier states, as explained in Section 5.3.3; before going into those details, I quantify
the fidelity in each round.
Define an n-qubit, r-round distilled |γ˜(1)r 〉 Fourier state as having “sufficiently high
fidelity” if its fidelity with the pure Fourier state satisfies
1− ∣∣〈γ˜(1)r | γ(1)〉∣∣2 ≤ sin2 (pi/2n) . (5.17)
Subscript r denotes how many rounds of symmetric distillation have been successfully
applied, which is why the initial state |γ˜(1)0 〉 from Eqn. (5.13) has subscript 0. In phase
kickback, the constraint in Eqn. (5.17) represents the highest accuracy that is needed.
When the |γ˜(1)r 〉 register is used for phase kickback, there are two sources of error that
are considered here. The first is that the register |γ˜(1)r 〉 is not pure, meaning it has
non-zero overlap with some other Fourier basis state. The second error source is that
any phase rotation is truncated to n bits of precision. As a result, the truncated
angle error is at most pi/2n radians, which results in an upper bound on the rotation-
gate error probability of sin2 (pi/2n) ≈ (pi/2n)2. In phase kickback using an n-qubit
|γ˜(k)r 〉 state, the combination of the two errors means that any resulting rotations
are accurate to ±pi/2(n−1) radians, or at least (n − 1) bits. Ultimately, n is chosen
based on the gate-accuracy requirements of the quantum algorithm. I arbitrarily
choose to balance the error from a noisy |γ˜(1)r 〉 with the worst-case truncation-of-
angle error. If |γ˜(1)r 〉 is used for other applications, such as complex-instruction-set
quantum computing [135], a different accuracy may be required.
The first round of distillation will produce a Fourier state accurate to about 5 bits.
To construct an n-qubit Fourier state, one requires a distillation protocol consisting
of multiple rounds of symmetric distillation. The symmetric distillation subroutines
are arranged in a binary tree, as shown in Fig. 5.12. Multiple low-fidelity |γ˜(1)0 〉 input
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Figure 5.12: Symmetric distillation of Fourier states, where two rounds are shown.
The approximate initial states are defined in Eqn. (5.13). Each distillation step is
implemented using the quantum circuit in Fig. 5.11. Distillation is probabilistic, and
when a distillation circuit fails, that circuit and preceding steps that feed into it
must be repeated. The probability of failure decreases super-exponentially in round
number, so the overhead of distillation failure is bounded.
states are distilled to arrive at a single output state, |γ˜(1)r 〉. Since subscript r is the
number of rounds of symmetric distillation, it is also the depth of this binary tree
arrangement. Choosing r depends on the desired number of precision qubits n in the
Fourier state. In the next section, I show that r scales as O(log n).
5.3.2 Fourier Analysis and Distillation Efficiency
The distillation protocol can be understood by viewing probability amplitudes of
the input state in the computational basis as discrete samples in time of a function
f(t) = ei2piν(t) such that |γ˜(1)0 〉 =
∑N−1
y=0 f(y/N)|y〉. In this picture, the probability
amplitudes of the quantum state in the Fourier basis are related to Fourier-series
coefficients {cj} given by
f(t) =
∞∑
j=−∞
cje
i2pijt. (5.18)
CHAPTER 5. DISTILLATION PROTOCOLS 86
The correspondence exists because a quantum Fourier transform maps between com-
putational and Fourier bases. The number of “samples” is N = 2n, the number
of computational basis states. Discrete sampling causes aliasing according to the
Shannon-Nyquist Theorem, so Fourier-basis probability amplitudes {aj} are related
to the Fourier series of f(t) by
aj =
∞∑
x=−∞
c(Nx+j). (5.19)
If N is sufficiently large (e.g. n ≥ 6), then aj ≈ cj for 0 ≤ j < N/2 or a(N+j) ≈ cj
for −N/2 ≤ j < 0, because the coefficients cj decay in magnitude asymptotically as
|cj|2 ∝ 1/j2, which means the error from neglecting aliased frequencies is suppressed
exponentially in n. This asymptotic upper bound follows from Parseval’s theorem for
any signal that is square-integrable over its period, a condition which corresponds to
normalized quantum states.
In each approximate |γ˜(1)0 〉 register, the first qubit is the most significant bit in a
binary encoding of equally-spaced time coordinates for samples of f(t). Using only
Z and S rotations is effectively discretizing the phase of f(t) = ei2piν(t) to two bits
of precision as a piecewise-constant function over four equally-sized intervals in the
domain t ∈ [0, 1). One can readily calculate the jth Fourier series coefficient of this
function:
cj =
∫ 1
0
ei2pi(ν(t)−jt)dt
=
4∑
m=1
∫ m/4
(m−1)/4
e−i2pi(jt−(m−1)/4)dt
=
(
1− i
2pij
) 4∑
m=1
e−ipim(j−1)/2, (5.20)
which is valid everywhere except j = 0, in which case c0 = 0. Sign convention
follows Eqn. (5.10). The only nonzero terms occur for j ≡ 1 (mod 4), and they
are cj = (2 − 2i)/(pij). The squared magnitudes of the largest Fourier components
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Figure 5.13: Frequency spectrum of f(t). The height of a bar at j corresponds to the
squared magnitude |cj|2, where {cj} are Fourier-series coefficients of f(t). Eqn. (5.19)
relates these series coefficients to Fourier-basis amplitudes.
for state |γ˜(1)0 〉 are plotted in the spectrum in Fig. 5.13. The expression for Fourier-
series coefficients allows us to derive bounds on distillation performance and hence
the necessary number of rounds of distillation. For example, since there is no relative
phase between these coefficients, initial Fourier states have |a1|2 > |c1|2, where |c1|2 =
8/pi2 ≈ 0.81. Likewise, the fidelity after one round of symmetric distillation is upper
bounded by
|c1|4∑∞
j=−∞ |cj|4
=
( ∑
x=1,3,5,...
1
x4
)−1
≈ 0.986. (5.21)
I now derive a general method to estimate fidelity after each round of distillation.
The output state of the distillation protocol, conditioned on success, has modified
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Fourier components. In symmetric distillation, the relative magnitude of each com-
ponent to the fundamental harmonic is squared. After normalization, the largest
component at j = 1 is amplified, while the rest are suppressed. The second-largest
component is the “sideband” at j = −3 in Fig. 5.13. Note that because of aliasing
in the frequency spectrum, c(−3) maps to a(N−3); I assume that Fourier-series term
c(N−3) is negligibly small.
Distillation proceeds until the sidebands are suppressed to a sufficiently low level.
The rate at which these sidebands are suppressed dictates how many rounds of distil-
lation are required, which determines the total number of gates in the protocol. This
rate is limited by the ratio in magnitudes between the fundamental j = 1 harmonic
and the second-largest sideband at j = −3. This behavior is analogous to the rate
of convergence in Markov-chain Monte Carlo, which depends on the magnitude of
the second-largest eigenvalue of the state transition matrix (the largest eigenvalue of
a stochastic matrix is 1). Successful symmetric state distillation through r rounds
modifies each Fourier-basis amplitude from aj to b
(r)
j according to∣∣∣b(r)j ∣∣∣2 = 1C (|aj|2)2r , (5.22)
where
C =
N−1∑
j=0
(|aj|2)2r (5.23)
is the normalization. Since any sidebands to the fundamental harmonic (j = 1 in
this case) will be suppressed super-exponentially in r, one need only focus on the
magnitude of the largest sideband at c(−3), which will dominate the error in the
output of distillation. As a result, the error  = 1 −
∣∣∣〈γ˜(k)r | γ(k)〉∣∣∣2 in the distilled
Fourier state is closely approximated by
 ≈
(∣∣c(−3)∣∣2 / |c1|2)2r . (5.24)
Consequently, the ratio
∣∣c(−3)∣∣2 / |c1|2 = 1/9 (exactly) dictates how fast error is sup-
pressed through distillation. Since the error tolerances require that  ≤ (pi/2n)2, one
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can determine the number of rounds of distillation as
R =
⌈
log2
(
2n− 2 log2 pi
log2(|c1|2/|c(−3)|2)
)⌉
. (5.25)
This expression can be simplified to R = dlog2(0.63n− 1.04)e (approximately), which
shows that R scales as O(log n). Moreover, Eqn. (5.24) shows that the error at the
output of each successive round of distillation is squared. Eqn. (5.17) shows that the
number of qubits needed to represent an approximate Fourier state is O(log ), so the
smallest allowable size in qubits of intermediate distilled states will double after each
round. The next section uses this technique to save resources.
5.3.3 Resource Analysis for Distilling the Fundamental Fourier
State
This section shows that distilling the fundamental n-qubit Fourier state is efficient
in the sense that it requires at most O(n log n) Toffoli gates and total gates, with
circuit width 2n+O(1) qubits. After each round of distillation, the number of bits of
precision in the Fourier states doubles, so the protocol must also double the number of
qubits going into the next round. The procedure is: (a) after one round of distillation,
each Fourier state is accurate to s qubits; (b) append s more qubits in the |+〉 state
to each register; (c) repeat distillation on the input states of size 2s qubits. The
additional error of making a larger approximate Fourier state by appending s qubits
in the |+〉 state is less than the error already present, so the fidelity is not reduced
appreciably. The extra qubits provide space for the output state of distillation (if it
succeeds) to contain twice as many accurate qubits.
Each round of distillation on s-qubit registers uses addition circuits that each
require (2s − 4) Toffoli gates for the CDKM adder [140] (note that the carry-out
Toffoli is unnecessary and removed). If there are R rounds of distillation, then the rth
round requires 2(R−r) adder circuits. If the protocol begins with s qubits per Fourier
state going into the first round and double the number of qubits in each subsequent
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round, then the total number of Toffoli gates in the entire distillation protocol is
CTof =
R∑
r=1
2(R−r)(2(r+1)s− 4) = 2(R+1)Rs− 2(R+2) + 4. (5.26)
Since R scales as O(log n), then CTof scales as O(n log n). The protocol uses s = 5
since the output of the first round is accurate to about 5 bits of precision. Eqn. (5.25)
gives an exact expression for R. Figure 5.14 plots the number of Toffoli gates required
for distillation with up to n = 100 bits of precision, which is the most precision one
could imagine needing for a quantum algorithm. If the rotations in some quantum
algorithm require 100 bits of precision, this implies the error per gate is of order 2−200
(errors adding up incoherently), which is only necessary if there are around 2200 gates.
A computation of this size is far beyond any fathomable quantum hardware. For
example, 10 bits of precision is more than sufficient for 4096-bit Shor’s algorithm [149].
In this case the approximately 100 Toffoli gates needed to distill |γ(1)〉 are negligible
in comparison to the rest of the algorithm [13]. I emphasize that even if multiple
copies of a Fourier state are required, the distillation need only be performed once.
Fourier states of size n qubits can be cloned using a single adder circuit requiring
(n− 1) Toffoli gates [117].
The last round of distillation uses n + O(1) qubits for each input register, which
may be less than 2(R−1)s. The additive constant appears because one might need
to distill to (n + 1) or (n + 2) qubits in the final output, compensating for errors
introduced by truncating the size of Fourier states in earlier rounds. Each round of
symmetric distillation doubles the number of qubits per Fourier state, but the number
of Fourier states is reduced by half. Consequently, the circuit width of the protocol is
at most 2n+O(1) qubits, because the final round uses two registers of size n+O(1)
qubits.
Compiling the Fourier distillation protocol in the surface code gives a more accu-
rate representation of the true resource costs. Each round requires an adder circuit,
and I select the CDKM adder [140], which is appealing for its simple design and
economical use of Toffoli gates. Each Toffoli gate can be constructed using one of the
methods in Chapter 6, and I use the calculations therein to estimate the volume of
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Figure 5.14: Expected number of Toffoli gates consumed in the distillation of an n-
qubit Fourier state. Uncertainty in number of Toffoli gates is a result of distillation
success being probabilistic in each round. No other non-Clifford gates are required,
and the Toffoli gates dominate the cost of the adder circuits within distillation.
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Figure 5.15: Resource cost for a CDKM quantum adder as a function of bits (n).
The hardware error rate is pg = 10
−3. A power-law fit gives the approximation
Vadd(n) ≈ (4.9× 104)n3.84 unit cells. Because these adders are designed for distilling
Fourier states, the minimal-volume adder is found such that pout < sin
2(pi/2n).
an adder circuit here. Each n-bit adder consists of 2n − 4 Toffoli gates and 5n − 8
CNOT gates; one Toffoli and one CNOT are removed from the design in Ref. [140]
because, in mod-2n addition, a carry-out qubit is not needed. If each Toffoli gate can
be executed in the time of one plumbing piece, then the addition circuit has volume
of (2n−4)×n×2 = 4n2−8n plumbing pieces, plus the volume require to produce the
Toffoli gates. The CNOT gates act on otherwise idle qubits, so they do not increase
the volume.
The volume of a CDKM adder in the surface code, as a function of number of bits,
CHAPTER 5. DISTILLATION PROTOCOLS 93
is plotted in Fig. 5.15. The output error rate is chosen such that pout < sin
2(pi/2n).
By doing so, the n-bit adder has sufficient accuracy to distill an n-bit Fourier state.
Note that adders applied to other purposes may have different accuracy requirements.
A power-law fit gives a scaling coefficient of Vadd(n) ∝ n3.84. Using these results,
Fig. 5.16 calculates the volume for Fourier-state distillation to n bits. To ensure error
tolerances are met, an n-bit Fourier state actually uses (n+ 1)-bit addition, with the
extra output qubit being discarded through measurement in the Z-basis. A power-
law fit gives a scaling coefficient of VFourier(n) ∝ n3.59. The similarity of this plot to
Fig. 5.15 has a simple explanation. The Fourier distillation volume is approximately
given by the recurrence relation VFourier(n) ≈ Vadd(n+ 1) + 2VFourier(dn/2e). Because
both Vadd and VFourier have scaling coefficients much greater than one, the cost of the
final adder dominates the total volume.
5.3.4 Distilling Arbitrary Fourier States
Finally, it is possible to distill any |γ(k)〉 Fourier state, for any integer k. I outline some
possible methods but leave the detailed analysis for future work. Arbitrary values
of k are need for QVR phase kickback (see Chapter 7), which is useful in quantum
simulation and some implementations of the linear-systems algorithm [19, 117]. The
appendix of Ref. [117] gives a method for transforming any n-qubit |γ(k)〉 with odd k to
any other |γ(k′)〉, using O(n2) gates. Since it requires phase kickback with successively
larger addition circuits, the number of Toffoli gates is
n−1∑
s=3
(s− 2) = (n− 3)(n− 2)
2
. (5.27)
That protocol is deterministic and does not require distillation, assuming one already
has a Fourier state. The protocol in Section 5.3.1 could distill |γ(1)〉, which could then
be transformed into any |γ(k)〉.
Approximations of any |γ(k)〉 can also be distilled using a modified form of Fourier-
state distillation. To have reasonably good efficiency, the approximate initial states
need to have substantial fidelity with the desired pure state, say F > 0.5. There are
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Figure 5.16: Resource cost for distilling the fundamental Fourier state |γ(1)〉 as a
function of bits (n). The hardware error rate is pg = 10
−3. A power-law fit gives the
approximation VFourier(n) ≈ (1.7× 105)n3.59 unit cells. The output error of the entire
distillation procedure is pout < sin
2(pi/2n).
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at least two possible approaches. One is to start |γ(0)〉 = |+〉⊗n, then apply QVR for
each ‘1’ bit in the binary representation of k, using a |γ(1)〉 state truncated to O(log n)
qubits. Each QVR gate need only be accurate to error O(2− logn) = O(1/n), as there
are at most n such operations, so the aggregate error is of order unity, meaning it is
bounded it below 0.5. These approximate states are then distilled, but they are all of
size n qubits, so the total number of Toffoli gates is O(n2). Whether this method is
more efficient than the deterministic construction is not yet clear. A second way to
prepare approximate states is to split the quantum register encoding a desired Fourier
state into two registers of roughly equal size, and first prepare these approximately
through distillation. This method can be applied recursively until the input states
are small, like the s = 5 starting state above. For the protocol in Section 5.3.1,
many of the intermediate registers are |γ(0)〉, which can be constructed with Clifford
gates; this will not always hold for arbitrary k, so the number of Toffoli gates needed
here is higher than the distillation of |γ(1)〉 and may also be O(n2) for this method.
Since Fourier states used for QVR phase kickback can be reused, the number of
different values of k used by an algorithm will dictate whether seeking optimized
state-preparation protocols is a worthwhile endeavor.
Although I only use Z and S gates to initialize approximate Fourier states, one
could also use smaller-angle magic states Rz(pi/2
x)|+〉 for x > 2, which would in-
crease success probability and decrease the number of rounds. However, this approach
would require distillation of those small-angle magic states or approximation of the
small-angle rotations [135]. Adding a low-fidelity T gate to produce a more accu-
rate initial state might be advantageous, but dramatic improvements using smaller-
angle rotations are not expected for typical quantum-computing parameters. Con-
versely, Fourier states would readily enable the complex-instruction-set computing of
Ref. [135], because each Fourier state is the tensor product of the desired small-angle
magic states. Fourier states can be cloned with just (2n− 4) Toffoli gates using QVR
phase kickback [117]. As such, phase kickback is a better way to produce these magic
states than distilling them individually.
Chapter 6
Verification Protocols for Toffoli
Gates
Verification protocols produce a logical quantum operation from noisy subprocesses,
using some form of error detection. The distillation protocols in Chapter 5 create a
low-error quantum state from many noisy copies of the same state, but a verification
protocol is more general. This chapter focuses exclusively on Toffoli gates that are
built from T gates (using results from Section 5.1) and Clifford operations in the
surface code. Toffoli gates are ubiquitous in quantum computing, as they are useful for
quantum arithmetic [118, 140, 141] and conditional logic. Since the resource costs due
to Toffoli gates can strongly influence the performance of quantum algorithms [12, 13],
optimizing this gate is a worthwhile pursuit.
This chapter introduces two verification protocols that can use faulty T gates,
because the protocols detect one or more errors. As with the distillation protocols
in Chapter 5, the output error probability of a verification protocol is suppressed
if the input errors are independent and sufficiently small. It is worth noting that
distillation protocols for Toffoli gates are known [107, 123, 134], but they do not
appear to perform well in the surface code, because they require recursive protocols or
large block codes. By contrast, the verification protocols I examine lead to significant
reduction in resource costs. A commonly cited Toffoli gate without error detection
and using seven T gates will serve as the Trivial Upper Bound (TUB) to which the
96
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Figure 6.1: Circuit diagram showing Toffoli and CCZ are locally equivalent, with the
target being specified with Hadamard gates.
results in this chapter are compared.
The analysis at the end of this chapter shows the improvement to resource costs
can be dramatic. For output error probability 10−12, an optimized Toffoli beats the
TUB by a factor of 10×, where both use optimized T gates from Section 5.1; the
optimized Toffoli beats a naive Toffoli with naive T gates (as in Chapter 2 and the
constructions in Ref. [13]) by a factor 500×. However, since quantum algorithms are
not composed entirely of Toffoli gates, the improvement in total performance for a
computation will be less. Still, given how frequently Toffoli gates are used and that,
in aggregate, they tend to dominate resources, the improvement to most quantum
algorithms will be substantial.
As a final comment, all of the surface code programs in this chapter actually
produce controlled-controlled-Z (CCZ), a gate which imparts -1 phase to state |111〉,
and +1 phase otherwise. CCZ has the advantage of being symmetric in its inputs, and
it is locally equivalent to Toffoli, as placing Hadamard gates on both sides of CCZ for
a particular qubit produces a Toffoli gate targeting that qubit (see Fig. 6.1). Using
the CCZ constructions in this chapter, any orientation of Toffoli can be produced by
proper insertion of Hadamard gates.
6.1 Simple Toffoli from Seven T Gates (7T)
Decompositions of the Toffoli gate into Clifford gates and a single non-Clifford gate,
such as T = exp(ipi(I − Z)/8), have been known going back at least as far as the
work of Barenco et al. [150]. The Toffoli circuit on p. 181 of Ref. [7] is probably
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the most familiar decomposition; it uses seven T gates, so I will refer to this as
the “7T” construction. Note that the inverse gate T † requires the same ancilla-
based teleportation circuit as T , so these gates are equivalent in state-distillation
cost and construction. By dropping the Hadamard gates, one produces CCZ, and so
7T can implement either gate by inserting or removing Hadamard operations in the
appropriate locations. Because the 7T construction is both the simplest and most
commonly used, it will be the source of the Trivial Upper Bound on resource costs
for a Toffoli gate.
The 7T design has no protection against errors. If each of the T gates have error
probability p, the entire Toffoli will have error probability bounded by
pout,7T = 7p+ V7T · pL(pg, d), (6.1)
where pL(pg, d) is the probability of logical failure per “plumbing piece” as a function
of gate error pg and code distance d, and V7T is the volume of the circuit in plumbing
pieces (see discussion in Section 3.3). To analyze the 7T construction, I designed the
circuit in Fig. 6.2(a). The T gates are placed on ancilla qubits, and every T gate is
followed by X-basis measurement. This circuit is related to the result by Selinger
where all of the T gates are implemented simultaneously [151]. In my circuit, X-basis
measurement replaces half of the CNOTs with teleportation. Heuristically, this design
methodology tends to produce compact surface code programs (see Refs. [94, 100] for
other examples). The surface code braiding pattern for the 7T circuit is shown in
Fig. 6.2(b). The volume, including the input/output qubits, is V7T = 154 plumbing
pieces.
6.2 Simple Toffoli from Four T Gates (4T)
One can improve on the 7T construction by replacing some T gates with teleportation,
reducing the required number to four T gates. Denote the Toffoli? gate as the opera-
tion in Fig. 6.3(a), which requires four T gates and was introduced by Selinger [151].
Toffoli and Toffoli? differ only by a controlled-S† gate between the control qubits x
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Figure 6.2: Design for the 7T Toffoli. (a) Circuit diagram for 7T that is amenable
to surface code braiding. (b) Perspective rendering of 7T implemented in the surface
code. Each horizontal pair of yellow pipes corresponds to the qubit on the left in the
same vertical position. Green pyramids correspond to injection the T gate (such as
by the teleportation circuit of Fig. 5.2), whereas red pyramids correspond to T †. The
bounding box is 7 × 11 × 2 = 154 plumbing pieces. As described in Section 5.1.1,
additional volume is allotted for the conditional S gates.
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Figure 6.3: A circuit construction for Toffoli using four T gates (“4T”). (a) The
Toffoli? circuit [151] that is almost a Toffoli, with the difference being the controlled-
S† operation. (b) A circuit that combines Toffoli? with a phase correction and telepor-
tation to produce an exact Toffoli gate. The measurement is in the Z basis, and the
double vertical lines indicate that the controlled-Z correction is conditioned on the
measurement result being |1〉. Originally published in Ref. [143]. c©2013 American
Physical Society.
and y. Beginning with Toffoli?, one needs only an ancilla qubit, a phase gate S, and
teleportation to implement the exact Toffoli gate, as shown in Fig. 6.3(b). First, ap-
ply the Toffoli? using the same controls as the desired Toffoli but with an ancilla |0〉
as target. Second, the erroneous controlled-S† is corrected by a simple S gate applied
to the ancilla. Third, the CNOT and measurement teleport the doubly conditional
NOT operation encoded in the ancilla to the target qubit of the desired Toffoli. Fi-
nally, the measurement result determines whether a corrective gate of controlled-Z,
which is in the Clifford group, is required to correct a −1 phase resulting from mea-
surement back-action. One can readily verify that only four T gates are required in
this procedure. I will call the Toffoli design represented by the circuit in Fig. 6.3(b)
the “4T” construction.
As an aside, one can also use the 4T construction in Fig. 6.3(b) to add control-qubit
inputs to an existing controlled-G gate, where G is any unitary. Replace the CNOT
in Fig. 6.3(b) with controlled-G (targeting however many qubits G acts on), and the
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result is controlled-controlled-G. By iterating this procedure, one can add n controls
to controlled-G using 4n T gates. The best prior result required 8n T gates [151].
A circuit for 4T that is well suited to the surface code is shown in Fig. 6.4(a).
As with 7T, the T gates have been moved to ancilla qubits, implemented just prior
to an X-basis measurement. An implementation of 4T in the surface code, with
direct correspondence to this circuit, is shown in Fig. 6.4(b). The volume is V4T =
126 plumbing pieces. In analogy with Eqn. (6.1), the error probability of the 4T
construction can be be bounded by
pout,4T = 4p+ V4T · pL(pg, d). (6.2)
Although the volume of the 4T design is nearly the same as that of 7T, the use of
only four T gates will make a significant difference since the volume of each T gate,
including distillation, is at least 224 plumbing pieces, which is larger than either 4T
or 7T design.
6.3 Error-Detecting Toffoli Gate (D2)
As shown in Sections 6.1 and 6.2, the cost of a Toffoli gate (or Toffoli?) is dominated by
the cost of the underlying T gates. If one produces a Toffoli using the 4T construction
with output error pout = 10
−12, then over 99% of the total required volume is devoted
to the four T gates. The cost of a T gate depends on the magic-state distillation
used (see Section 5.1), with an approximate scaling where surface code volume is
O
(
log3.27(1/)
)
for error probability . Since high-fidelity T gates are so expensive,
this section and the next investigate Toffoli constructions that detect errors occurring
in the T gates. When T gates can have higher error probability, they are less costly.
I designed a distance-two Toffoli gate that can detect an error in any one of
eight T gates [143], so at least two errors must occur for verification to fail (Eastin
independently derived an equivalent result [152]). Since this construction has distance
two with respect to errors in T gates, it is labeled “D2.” The error probability
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Figure 6.4: Design for the 4T Toffoli. (a) Circuit diagram for 4T that is amenable
to surface code braiding. (b) Perspective rendering of 4T implemented in the surface
code. As in Fig. 6.2, the horizontal yellow defects correspond in vertical order to the
qubits on the left. The fourth qubit from the top ends with an injected S gate (the
lower four qubits end in conditional S gates that depend on the injected T gates).
The conditional controlled-Z gate is not shown. The bounding box is 7× 9× 2 = 126
plumbing pieces. As described in Section 5.1.1, additional volume is allotted for the
conditional S gates.
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of the D2 Toffoli gate due to T -gate failure is 28p2 instead of 4p, to lowest non-
vanishing order. The coefficient is given by
(
8
2
)
= 28, which comes from counting all
configurations of distinct two-error events, each having probability p2 since they are
independent. Even though eight T gates are needed instead of four, each T gate is
permitted a higher error rate to achieve the same final error in the Toffoli circuit.
The result will be that, in total, the T gates are less expensive to produce for the
error-detecting construction. To see why, consider two Toffoli constructions, where
the first has no error detection and uses four T gates having error p1, and where the
second has distance-two error detection and uses eight T gates with error p2. Let
the final Toffoli error probability be 10−12 for both designs. The required input error
rates are 4p1 = 28p2
2 = 10−12, so p1 = 2.5 × 10−13 while p2 = 1.9 × 10−7. Because
p2 > p1, the T gates in the second case require fewer resources for distillation.
The D2 Toffoli circuit has a simple derivation, which I explain before adapting
the circuit to the surface code. It consists of two Toffoli? gates acting on a target
qubit which is in a bit-flip code [7, 128], as shown in Fig. 6.5. The gate with re-
versed triangles is the inverse operation (Toffoli?)†. Importantly, the controlled-S
and controlled-S† gates acting on the same qubits x and y are inverse operations, so
they cancel. A logically equivalent decomposition into T gates is shown in Fig. 6.6;
this circuit is convenient for analyzing how errors propagate. The correspondence
is achieved by placing T gates on ancilla qubits with the aid of CNOT gates [151].
A single Z error in any of the T gates will necessarily propagate to the syndrome
measurement for this bit-flip code, as indicated by the red dashed lines. Upon such
an event, all of the qubits are discarded. Note that if a T gate has an X error, it does
not propagate anywhere since it would commute with the CNOT gates.
A modified but equivalent circuit diagram is shown in Fig. 6.7, where many
CNOTs have been replaced by X-basis measurement. An error is detected if the
parity of the measurements (m1, . . . ,m9) is odd, and there are corrections to the
Pauli frame for output qubits, conditioned on the measurement results. By placing
T gates followed by measurement at the end of the circuit, this design is amenable to
compilation in the surface code.
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Figure 6.5: Error-detecting Toffoli gate (D2) constructed using Toffoli? and its inverse
(denoted by reversed triangles). The measurement is in the Z basis, and obtaining
result |1〉 indicates an error was detected, so the qubits should be discarded. Originally
published in Ref. [143]. c©2013 American Physical Society.
Special care was taken to optimize the D2 design in the surface code. This re-
quired substantial rearrangement of qubits and stabilizer measurements, as I will
now explain. Like previous sections, the design here will produce CCZ instead of
Toffoli. The input states are all set to |+〉 instead of being arbitary; as explained
later, this a QLUT for CCZ. As shown in Fig. 6.7, label the first three qubits from
the top (x), (y), (z), and the remaining qubits (1),...,(9), where numbers correspond
to the measurement outputs. Now, rewrite the CNOTs in terms of X-type stabilizer
measurements. For example, qubit (1) is a stabilizer measurement, which is a sim-
ple braiding operation and does not require a persistent logical qubit in the surface
code. Similarly, the other CNOT operations can be replaced with X-type stabilizer
measurements on qubits that are initialized to |0〉, as shown in Fig. 6.8. Changing
CNOTs into stabilizer measurements actually simplifies the surface code compilation,
because X-type stabilizers are simply dual braids (black pipes) that weave through
the yellow primal braids. The extra qubits in Fig. 6.8 will not actually increase the
volume of the design. A brief note on diagrams: I will use controlled-X operators
for stabilizer measurements, while using the more familiar CNOT when it explicitly
appears in the logic (for example, Fig. 6.4(a)). They are of course the same operation,
and the distinction is made just to explain the methods developed here.
The circuit in Fig. 6.8 is unchanged under two types of manipulation. First,
a single X-type stabilizer can be replaced with the product of itself and another
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Figure 6.6: Circuit for D2 decomposed into T gates, showing the mechanism of error
detection. The red dashed lines indicate how any single Z error will propagate to the
readout qubit. The measurement is in the Z basis, and obtaining result |1〉 indicates
an error was detected, so the qubits should be discarded. As long as the ancilla qubits
are initialized perfectly to |0〉 and the CNOT and H gates have no errors, then only
Z errors in the T gates matter, as X errors cannot propagate to data qubits. If
the probability of a Z error in each T gate is i.i.d. Bernoulli(p), then the success
probability is 1− 8p and the a posteriori error probability is 28p2, to lowest order in
p. Modified from version published in Ref. [143].
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Figure 6.7: Circuit for D2 with preparations for surface code compilation. The T gates
are placed on ancilla qubits and are followed immediately by X-basis measurement.
The circuit produces the QLUT for CCZ, though this can be converted to the Toffoli
QLUT by applying a Hadamard gate to the target qubit.
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Figure 6.8: Circuit for D2 where all qubits are initialized to |0〉 and CNOT operations
from Fig. 6.7 are replaced with multi-qubit X stabilizers.
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stabilizer. Because X is Hermitian, the product operator has X at qubits determined
by the XOR of the original stabilizers. Second, the order of qubits can be rearranged.
Denote the existing X-type stabilizers in Fig. 6.8 as S1,...,S4. Create a new set of
stabilizers given by (S1S3S4, S3, S4, S2S4) and reorder the rows according the labeling
scheme in Fig. 6.9(a). The row ordering was chosen to minimize surface code volume
after trying many different combinations. Under careful inspection, this circuit is
equivalent to Fig. 6.8, with proper tracking of the stabilizer results. A braiding
pattern for D2 in the surface code is shown in Fig. 6.9(b), where horizontal yellow
pipes correspond to qubits on the left, and X-type stabilizers are implemented with
black pipes. Since qubit (1) was converted to a dual braid, an error is detected if the
total parity of the last X-type stabilizer and measurements (m2, . . . ,m9) is odd. The
volume of D2 in Fig. 6.9(b) is VD2 = 144 plumbing pieces.
Because D2 only detects errors, it must be verified before interacting with data;
otherwise, the data might be corrupted. To avoid this scenario, one can produce a
Toffoli QLUT, which is simply a Toffoli gate with |+〉 inputs to the controls and |0〉
input to the target [1, 7, 65]. Since this chapter considers the CCZ gate, its QLUT is
CCZ applied to three |+〉 qubits. If the circuit fails because of a detected error, then
the qubits are discarded, but no far-reaching damage occurs since this faulty circuit is
not entangled to any data qubits. Conditioned on the circuit succeeding, the QLUT
enables teleportation of Toffoli (or CCZ) into data qubits, using only Clifford gates
and measurement, as shown in Fig. 6.10. Using a representative value for T -gate
error as p = 10−8, the failure probability for creating the Toffoli ancilla with D2
construction is a modest 8 × 10−8, which negligibly increases the number of times
such preparation circuits must be repeated.
6.4 Distance-Four Toffoli Gate (C4C6)
I present a second way to implement a verified Toffoli gate using an expandable code
structure known as C4/C6 [101]. With respect to independent errors in T gates, the
distance of this design can be 2t for any positive integer t. The number of T gates
consumed is 8 × 6t−1, though this may not be a meaningful measure. In previous
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Figure 6.9: Circuit and corresponding surface code construction for D2. (a) Circuit
that results from rearranging rows and modifying stabilizer measurements in Fig. 6.8.
(b) Surface code design for D2. The bounding box is 6×12×2 = 144 plumbing pieces.
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Figure 6.10: Teleportation circuit for verified (a) CCZ and (b) Toffoli QLUTs. The
production of each QLUT is enclosed in the dashed box in upper left of each figure.
The QLUT could be formed using D2 or the C4C6 construction of Section 6.4. QLUT
production is probabilistic when error detection is used, so the QLUT couples to data
only if no error is detected. The subsequent CNOT gates and measurements teleport
data qubits through the Toffoli gate encoded in the ancilla (cf. p. 488 of Ref. [7]).
Clifford-group gates in dashed boxes are needed to correct errors from teleportation;
they are conditioned on the measurements. Corrections to the Pauli frame are also
required but not shown.
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sections, I argued that T gates were the dominant cost in quantum logic. The results
below increase the strength of error detection in the Toffoli so that, for sufficiently
low values of gate error pg, “raw” T gates without distillation can replace distilled
T gates. I focus on a distance-four construction that will be called “C4C6” (notation
here is distinct from C4/C6, the underlying code family), but the technique can be
generalized to detect more errors.
The C4 and C6 codes are four- and six-qubit CSS codes that each have distance
two, meaning each can detect at least one error of arbitrary type [101]. A C4 code
block encodes two logical qubits using four physical qubits at distance two. A C6 code
block encodes two logical qubits using three pairs of qubits at distance 2d, where d is
the distance for each of the three qubit pairs. Beginning with C4 at the lowest level,
C6 can be concatenated repeatedly, where each concatenation uses three independent
pairs of qubits at a lower level. With t levels, meaning t − 1 levels of C6, the result
is two logical qubits with distance 2t using 4× 3t−1 physical qubits. For more details
on C4/C6, see the work by Knill [101]. As a side note, the names for these codes
has nothing to do with the Cn set structure for unitary gates from the analysis by
Gottesman and Chuang [47].
The code C4/C6 has a transversal Hadamard operation at any number of levels of
concatenation. Applying transversal Hadamard at the physical level will implement
Hadamard on both logical qubits, followed by a SWAP. The strategy for C4C6 Toffoli
will be to implement controlled-Hadamard, where the control is a bare qubit, on a
C4/C6 block that encodes two logical qubits. Controlled-Hadamard can be imple-
mented with T gates and Clifford gates, as shown in Fig. 6.11. Errors are detected
with the code stabilizers, which is similar to the design of the distance-four, com-
posite Toffoli in Ref. [153] and to techniques used in Section 5.2. A Toffoli gate can
be produced from two controlled-Hadamard gates and Clifford operations [153], as
explained below.
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Figure 6.11: Circuit decomposition of Controlled Hadamard into T gates and Clifford
operations.
6.4.1 Circuit Design for Controlled-Hadamard in C4/C6
The core of the C4C6 construction implements controlled-Hadamard on a C4/C6 code
block. The operations are illustrated in the rather detailed circuit in Fig. 6.12. This
circuit is designed with a surface code implementation in mind, which will come in
Section 6.4.2. As before, the |+〉-controlled X operations denote stabilizers, whereas
the CNOTs denote logic (in this case, controlled-Hadamard). The circuit begins with
12 qubits initialized to |0〉. The first two stabilizers are actually logical X operators
in the code, so their measurement in conjunction with measuring code stabilizers
projects the 12 qubits into a logical C4/C6-encoded state in the X-basis. The T -
CNOT-T † (operator order, “right comes first in time”) implements the core of the
transversal controlled-Hadamard. The Rx(−pi/2) gates are absorbed into initializa-
tion by flipping the sign of some Z stabilizers. At the end of the circuit, CNOTs
followed by measurement teleport the encoded qubits to bare qubits, to facilitate the
next step in processing.
The C4/C6 code has distance four with respect to Z errors after the transversal
T -CNOT-T †. However, if both T and T † on the same qubit have a Z error, it will
propagate to the bare |+〉 qubit, but the Z errors cancel and are not detected by
code stabilizers. This is a weight-two error event, so it must be detected for C4C6
to have overall distance four. By performing the |+〉-controlled Hadamard twice (see
the two dashed boxes in Fig. 6.12), error detection is implemented by comparing the
phase on the two bare qubits with CNOT and X-basis measurement. This a simple
phase-flip code, and an error only passes the test if both bare qubits had Z errors,
which is now a weight-four error event. Essentially the same technique was used to
achieve high error distance for Hadamard-basis measurement in multilevel distillation
in Section 5.2.
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The analysis for output error probability in C4C6 resulting from T -gate errors is
straightforward. Within a C4 block there are eight T/T
† gates with independent error
proability p, and each code block can always detect a single error. The probability of a
weight-two error appearing at the stabilizer measurement is 24p2. There are
(
8
2
)
= 28
combinations of two errors, but four of these events are errors on the same qubit. In
the latter case, two errors on the same qubit cancel before stabilizer measurement,
but the first error propagates to the bare qubit. The C6 code can detect an error
in any C4 code block, so the probability of a weight-four error not being detected is(
3
2
)
(24p2)2 = 1728p4. Finally, there are 12 ways that a weight-two error can propagate
to the bare qubit and not be detected by the code stabilizers, with total probability
12p2. By repeating the transversal controlled-Hadamard, there is probability 144p4 for
both bare qubits to be corrupted. Since the C4/C6 error detection is performed twice
with independent errors, the total error probability is 144p4 +2×1728p4 = 3600p4, to
lowest non-vanishing order. This approximation is valid when p  1, and p ≤ 10−2
works in practice.
The output state of Fig. 6.12 can be used to make a Toffoli, with the aid of Clifford
operations and measurement. Figure 6.13 shows how to produce the Toffoli QLUT
using the output of the C4C6 construction (controlled-Hadamard gates targeting with
|+〉 qubits). This QLUT can implement Toffoli using the circuit in Fig. 6.10.
6.4.2 Compressed Surface Codes and C4C6
Before proceeding with the surface code construction of C4C6, I introduce the notion
of compressed surface codes. C4/C6 has distance four with respect to all errors, which
presents a novel opportunity. In the surface code, defects are separated by distance
d to make logical errors highly improbable. However, by concatenating surface code
qubits with C4/C6, there is some redundancy in error correction. Specifically, it is
possible to relax the strength of error correction in the surface code if the errors will
be caught by the next higher level of encoding.
For the compressed surface codes used to produce C4C6, the circumference of each
defect will remain 4dd/4e, but the spacing between primal defects (yellow pipes) will
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Figure 6.13: Circuit diagram showing how to implement a Toffoli gate using the
controlled-Hadamard operations produced by the C4C6 construction. (a) The output
state of C4C6 is equivalent to controlled-S† gates and Clifford gates. (b) Toffoli QLUT
is constructed with the output of C4C6 (dashed box) and Clifford gates with ancillas
and measurement. Two operations in dashed boxes are conditioned on measurement
results, as indicated by m1 (gate is implemented if the measurement is |0〉) and m2
(gate is implemented if the measurement result is |−〉).
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be reduced to about d/2. I will denote d1 as the distance separating most operations
in the surface code, except d2 is the inter-defect spacing for qubits in the C4/C6 code
block. This modification makes logical Z errors much more probable. In particular,
the logical errors are correlated, weight-two Z errors on two qubits that are adjacent
in the surface code. These errors are still detectable because the C4/C6 code has
distance four, as will be considered in Section 6.4.3.
Reducing the spacing between primal defects does introduce some complications.
Dual defects (black pipes) are now closer to the primal defects that they weave be-
tween, so care must be taken that there are no possible X errors of weight less than d,
which is a nontrivial path connecting primal defects. By maintaining the circumfer-
ence of the primal defects, dual errors which form a ring around primal defects have
minimum distance d, so no new errors of this type are introduced.
An example of a compressed surface code program is shown in Fig. 6.14. This
program creates logical |+〉|+〉 encoded in the 12-qubit C4/C6 code, which is the first
component of the C4C6 Toffoli construction. The circuit diagram in Fig. 6.14(a)
shows the 12 |0〉 qubits with two logical X operators and the five X-basis code stabi-
lizers being measured, just as in the beginning of Fig. 6.12. Fig. 6.14(b) depicts how
this program is constructed in a compressed surface code. There is direct correspon-
dence between the top 12 horizontal, primal defect rails (yellow pipes) and the 12 |0〉
qubits on the left. However, there is a new method for compressing space, which I call
the “ground wire.” Instead of having 12 double-rail defects, the would-be lower rail
for all primal defects has been combined into one rail at the bottom of Fig. 6.14(b).
This is topologically equivalent and saves space. The name ground wire comes from
the fact that this defect rail must eventually connect to each of the 12 defects at the
end of the surface code program (when these logical qubits are measured), which is
reminiscent of ground voltage in electrical circuits. The volume of this compressed
program is Vinit = 6× (12(1+4r5 ) + 1)×2 = 40.8 + 115.2r plumbing pieces. The second
dimension is the compressed one, and quantity r is compression ratio: d2 = r · d1.
Section 6.4.3 will detail how r is determined.
The program in Fig. 6.14(b) shows several novel features of compressed surface
codes. As advertised, the primal defects are spaced more closely, which reduces
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Figure 6.14: Initialization of C4/C6 code block to logical |+〉|+〉. (a) Circuit diagram
for initialization, which is the first component of Fig. 6.12. (b) Compressed surface
code braiding arrangement. The first 12 primal defect rails correspond to the 12 |0〉
qubits in the circuit diagram. The bottom defect rail is the “ground wire,” which
forms the complementary defect to each of the other 12 primal rails. The volume is
40.8 + 115.2r plumbing pieces, where r < 1 is the compression ratio.
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volume by about 35–40%. Also, the use of the ground wire frees space for primal
defects to weave around dual rings, which means that any X-basis stabilizer can be
measured in the depth of a single plumbing piece, as shown on left of the diagram. The
right implements more conventional braiding of dual defects around primal defects,
because these particular stabilizer measurements have a compact implementation.
After initialization, the next step is to implement twice the transversal T -CNOT-
T †, followed by stabilizer measurements (shorthand: “C4C6 midsection”). Figure 6.15
shows how to implement this sequence of operations in a compressed surface code.
The circuit in Fig. 6.15(a) appears twice in the entire circuit in Fig. 6.12, so the
surface code braiding in Fig. 6.15(b) is repeated as well. The top of Fig. 6.15(b)
shows the bare qubit which controls the transversal gates; this defect has normal
surface code spacing because it is not embedded in a code. The volume is Vmid =
9×(12(1+4r
5
)+2)×2 = 79.2+172.8r plumbing pieces for each instance of Fig. 6.15(b).
The final component of C4C6 is the teleportation and measurement step, as de-
picted in Fig. 6.16. The CNOT gates in Fig. 6.16(a) are used to teleport logical
qubits in the code block to bare qubits, which makes CCZ easier to implement. The
final step on the right performs the gate Rx(pi/2) using an ancilla followed by Z-
basis measurement. Because this is a Clifford operation, the ancilla can be produced
temporally after the measurement by application of the Gottesman-Knill theorem [7].
Figure 6.16(b) implements this sequence of operations in the compressed surface code.
Notably, the ground wire rejoins the other defects for the measurements. The top
of the diagram shows the three output qubits, including the bare qubit created in
the previous “midsection” step. The output qubits have normal surface code spacing
because they are bare. The volume is Vmeas = 5 × (12(1+4r5 ) + 4) × 2 = 64 + 96r
plumbing pieces.
The compressed surface code construction of C4C6 is produced by combining all
of the pieces in Figs. 6.14–6.16. The total volume is approximately
Vtotal(r) = Vinit + 2Vmid + Vmeas
= 263.2 + 556.8r (6.3)
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Figure 6.15: Midsection of C4C6 construction where transversal T -CNOT-T † gates
and error detection are implemented on the C4/C6 code block. (a) Circuit diagram
for transversal operations and stabilizer measurements, which appears twice in the
dashed boxes in Fig. 6.12. The C4/C6 stabilizers detect most of the errors. The
phase-flip code for the bare qubits detects the remaining errors of weight less than
four, but this procedure is not shown because it is quite simple. (b) Compressed
surface code braiding arrangement. The top double-defect is the bare-qubit control
for the transversal gates, and it has normal surface code spacing. For simplicity, this
top qubit does not connect to the ground wire. The bottom defect rail is again the
ground wire, which just passes through from the previous diagram in Fig. 6.14(b).
The volume is 79.2 + 172.8r plumbing pieces, where r < 1 is the compression ratio.
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Figure 6.16: Final teleportation and measure for C4C6 construction. (a) Final piece
of Fig. 6.12. The CNOT gates will teleport logical qubits from the code block to
bare qubits. (b) Compressed surface code implementation. The final operations are
Rx(pi/2) followed by Z-basis measurement. The ground wire rejoins with the 12
defects in the C4/C6 block for measurement. The top three double defects are output
qubits, including one that was created in the preceding midsection step. The volume
is 64 + 96r plumbing pieces, where r < 1 is the compression ratio.
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plumbing pieces. The next section explains how to estimate error probability, which
is used to determine r.
6.4.3 Error Analysis in Compressed C4C6
New error events are introduced by compressing the spacing between primal defects.
Rigorous analysis of these errors has not yet been performed, because the analysis is
complex. Instead, I develop conservative bounds which should overestimate error. I
will refer frequently to Fig. 6.15(b), as this shows the core area of C4C6 where errors
are a concern. Compressed surface codes have two distance parameters: d1, the longer
distance which sets the pitch for all dual defects (black), as well as the temporal and
vertical spacing for primal defects; and d2, the compressed distance between primal
defects. When d2 = d1, the result is the typical defect spacing. However, it is desirable
to set d2 = r · d1, where r < 1, to reduce volume. Doing so makes some Z-type errors
more likely than other logical errors in the surface code.
In particular, the errors made more likely by the compressed C4C6 construction
are correlated weight-two ZiZi+1 errors, where subscript refers to a qubit in the C4/C6
code block and i ∈ [1, 11]. Because of the linear arrangement, only nearest-neighbor
correlated errors have increased likelihood. Furthermore, separating the ground wire
from the rest of the primal defects substantially simplifies analysis by making these
weight-two errors the only ones requiring consideration. If all of the errors considered
here are weight-two, they cannot propagate to the bare qubit which controls the
T -CNOT-T † operation.
Since C4/C6 is a distance-four code, it can always detect one of these weight-
two errors. The failure probability of C4C6 will depend on the number of ways
two such weight-two errors can lead to undetected logical error; fortunately, this
number is significantly less than all possible combinations of two correlated errors. In
particular, there must be errors in two different C4 blocks, for which there are only
27 combinations. Two errors in the same block either cancel (modulo the stabilizers)
or lead to another weight-two error, which is detectable. There are three nearest-
neighbor error events per block, and
(
3
2
)
= 3 ways to pick two out of three blocks,
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leading to 3× 32 = 27 combinations.
Examining Fig. 6.15(b) from the side, the total length over which such errors could
occur is 13d1, which consists of 9d1 at the first level and 4d1 at the second level for
T/T † gates. The modified probability of error for the compressed surface code will
be
PL,C(pg, d1, d2) =
d1
3
(100pg)
−(d2+1)/2 , (6.4)
where dividing by 3 accounts for only Z errors and subscript C indicates that this
function applies to compressed surface codes. The expression in Eqn. (6.4) is a con-
servative bound, following the derivation in Ref. [100].
A logical error could also occur via one weight-two correlated error, as just dis-
cussed, and two T -gate errors. Both T -gate errors must occur before or after the
CNOT, or else they will be detected by the phase-flip code on the bare qubits. There
are 288 possible combinations. There are six ways to assign correlated error and T -
gate errors to different blocks, three ways to have a correlated error in one block, and
12 different ways for T -gate errors to happen in the same block, with both occurring
before or after the CNOT (6 × 3 × 12 = 216). There are two ways for a correlated
error to happen between two blocks, which must be matched with a T -gate error in
each of those blocks, having six combinations each (2×6×6 = 72). The total number
of combinations is 288.
All of the errors can now be combined into one expression. The volume of C4C6
was estimated in Section 6.4.2 to be Vtotal(r) = 263.2 + 556.8r. The total error
probability is
Ptotal = 2
[
27 (13PL,C(pg, d1, d2))
2 + 288pT
2 (13PL,C(pg, d1, d2))
]
+Vtotal(r)PL(pg, d1) + 3600pT
4, (6.5)
where pT is the probability of T -gate error. The logical error per plumbing piece,
PL(pg, d), is defined in Eqn. (5.1), repeated here for convenience:
PL(pg, d) ≈ d(100pg)(d+1)/2. (6.6)
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Label Volume T Gates Error Detection Properties
7T 154 7 None
4T 126 4 None
D2 144 8 Distance-two (detects one T -gate error)
C4C6 263.2 + 556.8r 48
Distance-four (detects three T -gate errors);
also detects some logical errors
Table 6.1: Summary of Toffoli Gates
The terms in Eqn. (6.5) correspond to, in order: probability of two correlated errors,
due to compression; probability of one correlated error and two T -gate errors; prob-
ability of undetected error of weight d1 in the surface code; and probability of four
T -gate errors. The factor two at the beginning accounts for the midsection being
implemented twice. In the numerical search described below, r ≈ 0.6 in efficient
constructions of C4C6, so the volume becomes about 585 plumbing pieces. I should
also note that the volume has an overhead factor of 1/(1 − pfail), where pfail is the
probability of detecting an error, which causes C4C6 to fail. Although many types of
errors are listed above, the failure probability is dominated by the likelihood of just
a single T -gate failure, so pfail ≈ 48pT .
6.5 Resource Analysis for Toffoli Gates
Having constructed four different versions of the Toffoli gate, I will now compare
their resource costs in the surface code, as a function of logical error probability. The
Toffoli gates and their properties are summarized in Table 6.1. Using the analysis in
preceding sections of this chapter and the resource analysis for T gates in Chapter 5,
I calculated the resource costs for each of the four Toffoli constructions. As before,
only efficient protocols are reported. One protocol dominates another if the first has
both lower volume and lower output error, and an efficient protocol is not dominated
by any other. The resource costs for pg = 10
−3 are plotted in Fig. 6.17.
Although C4C6 has impressive results, I hesitate to recommend its use at this
time. For one thing, C4C6 is proposed herein for the first time and has not yet
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Figure 6.17: Resource costs for Toffoli constructions with surface code error cor-
rection. The error per physical gate is pg = 10
−3, and each T gate has error
pin = 10pg = 10
−2. A unit cell in the surface code is the size of two stabilizer
measurements, which encompasses two qubits (with an ancilla for measurement) and
two stabilizer time steps.
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passed through independent analysis. Compressed surface codes play a role in its
efficiency, and there may yet be an overlooked flaw there. Moreover, when C4C6
beats D2, it outperforms by just a slim margin. Therefore, I recommend the use of
D2 until more careful analysis of compressed surface codes has been performed, like
the work in Refs. [61, 93, 96, 97]. The design of D2 has been peer-reviewed in two
independent publications from myself [143] and Eastin [152]. D2 is also simpler to
examine and has a smaller volume, making it easier to reposition in a larger quantum
program. This prescription is conservative, because logic synthesis is a fairly new
area of study, but it may change with further analysis of advanced Toffoli designs.
As a concluding remark, the importance of logic synthesis becomes apparent when
one calculates the resource costs for naive Toffoli constructions. The 7T construction
will serve as the Trivial Upper Bound (TUB) for Toffoli constructions. Moreover,
the Toffoli gates considered here depend on T gates, so I will also consider what the
costs will be if one uses the TUB for Bravyi-Kitaev distillation from Section 5.1.2.
Figure 6.18 plots the resource costs for three different design approaches to the Toffoli
gate, where again pg = 10
−3. The first (red) uses TUB for both T gates and Toffoli.
The second (green) optimizes T gates, but uses the naive 7T Toffoli. The third
(purple) uses optimized T gates and the best Toffoli construction, which is the minimal
resource cost over all methods plotted in Fig. 6.17 for a given pout. The improvement is
significant for logical error rates relevant to quantum computing. When pout = 10
−12,
the optimized Toffoli (which is C4C6) beats the naive Toffoli by a factor of 20 using
the same optimized T gates. The optimal design beats the TUB with both naive T
and Toffoli methods a factor of 500. The simple resource analysis from Chapter 2
and Ref. [13] used this TUB, showing that substantial reduction in resources can be
achieved by applying logic synthesis to Toffoli gates.
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Chapter 7
Approximating Phase Rotations
Earlier chapters established that some quantum gates are harder than others, when
error correction is taken into account. In the surface code, only a finite subset of
gates are native to the code, making them easy to produce. By contrast, a quantum
algorithm could require any arbitrary unitary operation as a subroutine. Such ar-
bitrary gates must be approximated using combinations of easy and hard gates. In
this chapter, I will focus on phase rotations, an important class of hard operations
that appears frequently in quantum algorithms. Any arbitrary operation could be
constructed from “easy” gates and phase rotations, but this is seldom required. Each
phase rotation could in principle be specified to infinite precision (such as an irra-
tional angle), so one must approximate these gates, and it is crucial to understand
how the resource costs increase as a function of approximation accuracy.
Phase rotations are any diagonal unitary operations, such as rotations around
the Z axis of the single-qubit Bloch sphere. They appear ubiquitously in quantum
simulation, as discussed in Chapter 8. They also appear in the quantum Fourier
transform and its approximate version [7, 139, 148, 154]. Consequently, any quan-
tum algorithm that uses phase estimation requires phase rotations; examples include
simulating energy eigenvalues in chemistry [15–17, 116, 117], Shor’s factoring algo-
rithm [12, 13, 64, 118, 128], and counting solutions in Grover’s algorithm [7]. Inspired
by the importance of these gates, recent research has dramatically lowered their re-
source costs in comparison to the earliest proposals. This chapter examines multiple
127
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Figure 7.1: Circuit for implementing a controlled rotation using a Toffoli gate, a
single-qubit rotation, and a |0〉 ancilla with quantum erasure.
schemes for producing phase rotations, but an exhaustive list is impractical in an
active research field. Several of the newer methods were devised using concepts from
logic synthesis, which suggests the possibility of developing more quantum programs
this way.
As a starting point, consider a single-qubit phase rotation RZ(φ) defined as
RZ(φ) = exp(iφ(I − Z)/2) = |0〉〈0|+ eiφ|1〉〈1|. (7.1)
Rotations on a single qubit are the simplest to examine, and they can be used to pro-
duce arbitrary rotations on larger Hilbert spaces. For example, a controlled rotation
on two qubits, defined as CRZ(φ) = |00〉〈00| + |01〉〈01| + |10〉〈10| + eiφ|11〉〈11|, can
be implemented by the circuit in Fig. 7.1. This construction uses one Toffoli gate,
one single-qubit phase rotation, and an ancilla erased by teleportation.
Because rotations are being approximated, I will quantify the distance between
unitary gates using the distance proposed by Fowler in Ref. [145]:
F (A,B) =
√
1− 1
2
|tr(A†B)|. (7.2)
For example, F (U, U˜) is the distance between an ideal gate U and some fault-tolerant
sequence U˜ that approximates U . Note that the denominator 2 applies to single-
qubit gates and should be replaced with d = tr(I) for d-dimensional operators. This
quantity ranges 0 ≤ F ≤ 1, achieving zero if and only if U and U˜ are the same
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unitary, to within a meaningless complex factor. Furthermore, it obeys the triangle
inequality: F (A,B) + F (B,C) ≥ F (A,C) [145]. Achieving better accuracy (lower
F ) increases the resource costs of the approximation technique. Moreover, these
quantum programs are also susceptible to logical error. After introducing several
methods, I will compare their resource costs as functions of output error rate.
7.1 Approximation Sequences
As the name implies, approximation sequences are sequences of fundamental oper-
ations which approximate some arbitrary quantum gate. Fundamental here means
that the operation has a fault-tolerant construction, and in practice the set of fun-
damental operations is finite, such as the Clifford group augmented with T gates or
Toffoli gates. The task of enabling fault-tolerant, universal quantum computing is
why so much attention was given in Chapters 5 and 6 to T and Toffoli, operations
which are costly to make fault-tolerant.
Determining an approximation sequence requires a classical algorithm. Several
have been proposed [144, 145, 147, 155–159], with varying tradeoffs in classical search
time and quantum resources [117]. This chapter will consider two general approaches:
sequences that use T gates, and sequences that use Toffoli gates.
As a historical aside, the Solovay-Kitaev algorithm [7, 144] was the first proposal
for synthesizing arbitrary single-qubit gates from a finite set. Although it has poly-
logarithmic cost, the gate sequences are far from optimal. Reference [117] shows that
Solovay-Kitaev has cost in gates that is orders of magnitude greater than the compet-
ing methods discussed here. Hence I will not analyze Solovay-Kitaev constructions in
this chapter, because they are not competitive and should not be used.
7.1.1 Approximation Sequences using T Gates
Several investigators have studied methods for approximating arbitrary gates (espe-
cially single-qubit gates) using the finite set of gates consisting of the Clifford group
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and T = exp(ipi(I − Z)/8) gates. As discussed in Chapter 5, T gates are a popu-
lar choice for enabling universal quantum computing because they can be purified
efficiently.
Fowler proposed a method to produce minimal-cost approximation sequences
through an exhaustive search [145]. The finite set of operations are the Clifford
group and T gates. Because the search space is growing exponentially with sequence
length, the classical algorithm has exponential time complexity. Still, the method
is interesting because it produces sequence having the minimum number of T gates,
and Chapter 5 established that these operations are one of the main resource costs
in fault-tolerant quantum computing.
Kliuchnikov, Maslov, and Mosca (KMM) have discovered a classical algorithm that
achieves the performance of Fowler’s algorithm for single-qubit phase rotations while
having tractable computation time [147]. Their benchmarking results determine,
through data fitting, that a gate with accuracy F requires 10.7 log10 F−23.0 T gates.
I will use this formula for resource estimates later.
7.1.2 Approximation Sequences using V Gates
A recent proposal for composing approximations from so-called V -basis rotations
merits consideration [158]. The V -basis rotations are defined as:
VX =
I + 2iX√
5
; (7.3)
VY =
I + 2iY√
5
; (7.4)
VZ =
I + 2iZ√
5
. (7.5)
Several ways of producing a V -basis rotation have been proposed, but I offer another
in Fig. 7.2. This circuit produces VZ using one Toffoli gate, and it succeeds if both
measurement results are |+〉, which happens with probability 5/8. Rotations VX and
VY can be produced with the addition of Clifford gates; the inverse rotations only
require substitution of S† gate for S. Therefore, this construction has an average
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Figure 7.2: Circuit diagram for implementing VZ using a Toffoli QLUT (see Chap-
ter 6). The circuit is probabilistic and implements VZ if both measurement results
m1 and m2 are |+〉, which happens with 5/8 probability. Otherwise, the circuit im-
plements identity. The Z gate would be implicitly implemented using a Pauli frame
(Section 2.3.2).
cost per V gate of 1.6 Toffoli gates, which is the best I am aware of. Alternative
constructions are given in Ref. [158].
Bocharov, Gurevich, and Svore (BGS) present a method which finds both optimal
and near-optimal V -basis sequences, with tradeoffs in the classical complexity to
determine said sequences [158]. They suggest that the number of V gates required
should be 3 log5(1/F ) = 4.29 log10(1/F ) in the “optimal” case; from their simulation
results, I derive a fit of 4.14 log10(1/F ) − 0.07 V gates. I will use the numerical
results for a consistent comparison with KMM sequences. Incorporating the factor of
1.6 Toffoli gates for each probabilistic V -gate construction, I estimate that each BGS
construction requires 6.62 log10(1/F )− 0.11 Toffoli gates.
7.2 Phase Kickback
Phase kickback [138, 160], also known as the Kitaev-Shen-Vyalyi algorithm [55], is
an ancilla-based scheme that uses an addition circuit to impart a phase to a quantum
register. Phase kickback relies on a resource state |γ(k)〉 which can be defined by the
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quantum Fourier transform (QFT) [7, 139, 154]:
|γ(k)〉 = UQFT|k〉 = 1√
N
N−1∑
y=0
ei2piky/N |y〉. (7.6)
Note that this is the sign convention of Ref. [7], and opposite of that in Ref. [117].
The register |k〉 contains n qubits prepared in the binary representation of k, an
odd integer. The state |γ(k)〉 is a uniform-weighted superposition state containing
the ring of integers from 0 to N − 1, where N = 2n, and each computational basis
state has a relative phase proportional to the equivalent binary value of that basis
state. Section 5.3 provides a method to distill |γ(k)〉 using addition circuits, which are
composed of Toffoli gates. This approach is an improvement over the phase-estimation
procedure in Ref. [55].
The register |γ(k)〉 is a Fourier state, as introduced in Section 5.3. A notable
property of Fourier states is that they are eigenstates of the modular addition operator
U⊕u|x〉 = |x+ u (mod N)〉:
U⊕u|γ(k)〉 = 1√
N
N−1∑
y=0
ei2pik(y−u)/N |y〉 = e−i2piku/N |γ(k)〉, (7.7)
where ⊕ denotes addition modulo N and u is an integer. Moreover, the eigenvalue
of modular addition on |γ(k)〉 is a phase factor proportional to the number u added.
Note that the addition operation U⊕u is readily implemented with a fault-tolerant
quantum circuit [118, 140, 141, 161, 162]. It is now clear how the method received
its name: since |γ(k)〉 is an eigenstate of addition, when an integer u is added (using
an addition circuit) to this register, a phase is “kicked back.”
7.2.1 Single-Qubit Rotation
Single-qubit phase rotations using phase kickback are constructed with a controlled
addition circuit, as shown in Fig. 7.3. Intuitively, a phase is kicked back to the control
qubit if it is in the |1〉 state, which is equivalent to the phase rotation in Eqn. (7.1).
The accuracy of the phase gate and the quantum resources required depend on the
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uγ (k)
=
R (φ)z
Figure 7.3: Circuit diagram showing how a rotation RZ(φ) can be approximated with
controlled addition on the Fourier state |γ(k)〉. The top qubit is the data qubit, while
the bottom six (for example) make up the Fourier state.
number of bits in the ancilla state |γ(k)〉.
To determine the value of u in the addition circuit that produces a phase closest
to φ, one solves the modular equation
ku+
⌊
N
φ
2pi
⌉
≡ 0 (mod N), (7.8)
which always has a solution since k is odd and N is a power of 2 (k and N are
coprime, so k has a modular inverse). The operation bxe denotes rounding any real
x to the nearest integer; any arbitrary rule for half-integer values suffices here. By
proper selection of u, one can approximate any phase rotation to within a precision
of |∆φ| ≤ 2pi
2n+1
radians, where |∆φ| = [|φ+ 2pi
N
ku| (mod 2pi)]. Note that 2pi
N
ku ≈ −φ,
explaining the plus sign to define |∆φ|. This is a consequence of the sign convention:
U⊕u|γ(k)〉 = e−i2piku/N |γ(k)〉, and the phase eiφ is intended.
After solving Eqn. (7.8), the integer u is added to |γ(k)〉 using a quantum adder
controlled by the qubit which is the target of the phase rotation. There are various im-
plementations of quantum adder circuits which have tradeoffs in performance between
circuit depth, circuit size, and difficulty of implementation [118, 140, 141, 161, 162].
Since |γ(k)〉 is not altered by phase kickback, the number of such registers required
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for a quantum algorithm is equal to the maximum number of phase rotations which
are computed in parallel at any point in the algorithm.
The Fourier state is reusable in phase kickback. This is advantageous, since the
register does not need to be reproduced for each phase rotation, but it also leads to
a problem with correlated errors. If there is an error in the addition circuit, it could
corrupt the Fourier state, and this error corrupts all subsequent uses of this state.
These correlated errors might or might not be a problem, depending on the structure
of the algorithm. In particular, if there is no error suppression being invoked, then the
correlated error is not a concern. Any logical error leads to failure, so a set of logical
correlated errors is just as bad as any other. However, if some verification protocol for
the program segment is used, then Fourier states cannot spread outside the verified
segment. Instead, the Fourier state should be erased and a new one created. In
Section 7.4, I will show that the Fourier distillation procedure from Section 5.3 has
cost similar to phase kickback, meaning that the overhead for producing these states
is low. As an example, one could use the Fourier state 10 times before erasing it, and
the distillation overhead would be on order 10%.
7.2.2 Quantum-Variable Rotation (QVR)
Phase kickback can be used for operations that are more complex than a single-
qubit rotation. Start with some arbitrary superposition |ψ〉 = ∑x cx|x〉, where cx are
complex probability amplitudes and each |x〉 is the binary representation of integer
x in qubits. If the register |ψ〉 is added to some Fourier state |γ(k)〉, the result is
Uadd|ψ〉|γ(k)〉 = Uadd
[(∑
x
cx|x〉
)(
1√
N
N−1∑
y=0
ei2piky/N |y〉
)]
=
1√
N
∑
x
N−1∑
y=0
ei2piky/Ncx|x〉|y + x〉
=
(∑
x
e−i2pikx/Ncx|x〉
)(
1√
N
N−1∑
z=0
ei2pikz/N |z〉
)
, (7.9)
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where in the last step the substitution z = y + x was used to show that here a phase
proportional to x is kicked back to each element |x〉 of |ψ〉. Since |γ(k)〉 is returned
unchanged, this a different form of phase kickback that effectively implements
∑
x
cx|x〉 −→
∑
x
e−i2piξxcx|x〉. (7.10)
The coefficient ξ = k/N , and I later show how to produce any ξ to arbitrary precision.
The operation in Eqn. (7.10) is a quantum-variable rotation (QVR), since the phase
rotation is encoded in a quantum state. QVRs are useful in a variety of quantum
algorithms, including quantum simulation [116, 117], quantum Fourier transforms [7,
139, 148, 154], and the quantum linear-systems algorithm [19].
The QVR can be seen as parallel application of single-qubit rotations to each qubit
in register |ψ〉, as shown in Fig. 7.4. Instead of using phase kickback, each individual
rotation could be created with the techniques in Section 7.1. Using this approach,
QVR on state |ψ〉 having t qubits requires t separate bitwise rotations. In order
to control errors, each rotation requires accuracy F ≤ pout/t to achieve final error
probability pout in the QVR, where I have used the fact that the distance measure in
Eqn. (7.2) obeys the triangle inequality [145]. The construction using phase kickback
has fewer sources of error, making it more efficient.
The phase-kickback procedure for QVR is as follows:
(1) Calculate a binary approximation to ξ, denoted [ξ], to as many significant bits as
desired.
(2) Define some quantities that describe this quantum circuit:
(a) Let m denote the number of significant bits in [ξ], minus the number of
trailing zeros.
(b) Define w = blog2[ξ]c, or in other words, w is the largest integer such that
2w ≤ [ξ].
(c) Denote p = (m − 1) − w, which is how many bits one must shift [ξ] up to
produce an odd integer (if p < 0, shift down).
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R (-2πξ/2)zψq-1
ψq-2
ψq-3
ψq-4
ψ0
R (-2πξ/4)z
R (-2πξ/8)z
R (-2πξ/16)z
R (-2πξ/2 )z
q
. . .
Figure 7.4: Circuit showing a quantum variable rotation decomposed into single-
qubit rotations applied to each qubit in the |ψ〉 register consisting of q qubits (see
Eqn. (7.10)). |ψq−1〉 refers to the most significant bit in the register |ψ〉, |ψ0〉 refers
to the least significant bit, etc. Modified from version published in Ref. [117].
(d) Let q be the number of qubits in |ψ〉.
(e) Define odd integer k[ξ] = (2
p)[ξ]. Put another way, express [ξ] =
k[ξ]
2p
, where
k[ξ] is an odd integer and p is an integer.
(3) Construct a Fourier state |γ(k[ξ])〉 of size n = p + q qubits, using techniques in
Section 5.3 or Ref. [117].
(4) Perform phase kickback with an addition circuit between registers |ψ〉 and |γ(k[ξ])〉
(in-place addition applied to |γ(k[ξ])〉), except this time the |ψ〉 register is shifted
in one of two ways, as shown in Fig. 7.5. If p ≥ 0, then the |ψ〉 register is shifted
down by p qubits, and the |ψ〉 register is padded with p logical zeros at the most-
significant side of the adder input (Fig. 7.5(a)). If p < 0, then |ψ〉 is shifted up
by |p| qubits, so that the |p| most-significant bits of |ψ〉 are not used in the adder
(Fig. 7.5(b)). If n ≤ 0, then all rotations are identity and no QVR circuit is
constructed.
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Figure 7.5: Circuit for the addition operation in quantum variable rotation using
phase kickback. This circuit implements the operation in Eqn. (7.10) with scaling
factor [ξ], which has been “programmed” into the phase kickback register |γ(k[ξ])〉.
This figure shows how the bits in the adder are aligned for different cases, using the
method described in the text. (a) The register |ψ〉 is shifted down p bits since p ≥ 0.
ψ0 is the least-significant bit in the |ψ〉 register, etc. The input qubits above |ψ〉 are
logical zeros. (b) The register |ψ〉 is shifted up |p| bits since p < 0. In this case,
the |p| most-significant bits of |ψ〉 are not used in the adder. Modified from version
published in Ref. [117].
A simple proof confirms that this circuit implements the desired procedure:
∑
x
cx|x〉 −→
∑
x
e−i2pi(2
pk[ξ])xcx|x〉 =
∑
x
e−i2pi[ξ]xcx|x〉. (7.11)
QVR has interesting applications to other useful quantum circuits. It can be
used to make a fault-tolerant quantum Fourier transform (QFT). One replaces each
block of controlled rotations with a controlled-QVR, and the phase kickback register
is |γ(1)〉. This approach uses substantially fewer of the expensive, non-Clifford gates
than an equivalent circuit where each controlled rotation in the QFT is implemented
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using techniques in Section 7.1. The cost for phase-kickback QVR is O(n2) Toffoli
gates (or T gates), using n − 1 adder circuits, vs. O(n3) T gates for approximation
sequences, where each of the O(n2) controlled phase rotations requires O(n) T gates
for sufficient accuracy. The same approach can produce an approximate QFT [148]
by simply truncating the size of the |γ(1)〉 register, in which case the Toffoli-gate or
T -gate cost is O(n log n) vs. O(n log2 n). Section 5.3 established that the costs of
Toffoli gate and T gate are comparable.
7.3 Programmable Ancilla Rotations
Another method for producing a phase rotation is the programmable ancilla rotation
(PAR). The name is derived from the fact that the desired rotation is “programmed”
into ancillas that are produced before they are needed. Shifting the computing effort
to an earlier point in the program (assuming parallel computation) allows this method
to achieve constant average depth in the algorithm for any desired accuracy of rotation,
which can be as small as 4 quantum gates. The pre-calculated ancillas still require
quantum programs of similar complexity to the preceding constructions for phase
rotations, so this approach is best-suited to a quantum computer with many excess
resources available for parallel computing.
The PAR is based on a simple circuit which uses a single-qubit ancilla to make
a phase rotation, which is a “teleportation gate” [47, 124], as shown in Fig. 7.6. In
this case, the operation RZ(φ) is programmed into the ancilla (1/
√
2)(|0〉+ eiφ|1〉) =
RZ(φ)|+〉. However, the circuit in Fig. 7.6 is probabilistic since there is a 50% prob-
ability of enacting RZ(−φ) instead of RZ(φ); in such an event, one attempts the
circuit again with angle 2φ (encoded in state RZ(2φ)|+〉), then 4φ (encoded in state
RZ(4φ)|+〉) if the second attempt yields a negative-angle rotation, etc. This proceeds
until the first observation of a positive-angle rotation after m rounds of negative-angle
rotations, in which case the result is a rotation φtotal = 2
mφ−∑m−1x=1 2xφ = φ.
The complete circuit for the PAR is shown in Fig. 7.7. The programmed ancillas
RZ(φ)|+〉, RZ(2φ)|+〉, etc. are pre-computed using one of the phase rotation tech-
niques in Section 7.1 or Section 7.2. A very similar method was derived in Ref. [12],
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+ MZR (φ)z
R (2φ)z
=
R (φ)z
Programmed Ancilla
Figure 7.6: Circuit diagram showing how a rotation RZ(φ) can be implemented using
a “programmed” ancilla RZ(φ)|+〉. The correction RZ(2φ) is implemented if the
preceding measurement result is |1〉, etc.
+ MZR (φ)z
Programmed Ancilla
+ MZR (2φ)z
Programmed Ancilla
+ MZR (4φ)z
Programmed Ancilla
. . .
Figure 7.7: Circuit diagram showing how a rotation RZ(φ) can be implemented using
the PAR sequence. The correction operation from Fig. 7.6 can be implemented with
another programmed ancilla, and the procedure iterates until a measurement result
of |0〉 is obtained.
but this section generalizes from φ = pi
2k
to arbitrary rotation angles. The iterated
sequence of probabilistic rotations continues until the desired rotation is produced
or the programmed ancillas are exhausted. For practical reasons, one might choose
to only produce a finite number of the PAR ancillas; if all ancilla-driven rotations
fail, then a deterministic rotation using phase kickback or a gate approximation se-
quence is applied. The probability of having to resort to this backstop is suppressed
exponentially with the number of PAR ancillas computed in advance.
The expected number of rounds of the circuit in Fig. 7.7 before a successful rota-
tion is simply given by
∑∞
m=1
m
2m
= 2. Counting measurement as a gate, the number
of gates per round is two, and the average number of gates per PAR is four. With
a finite number of pre-computed ancillas M , there is a probability 2−M of having to
implement the considerably more expensive (in circuit depth) deterministic rotation.
Nevertheless, if the computer supports the ability to calculate the programmed an-
cillas in advance, the PAR produces phase rotations that are orders of magnitude
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faster than other available methods, which also leads to faster execution of quantum
algorithms [117].
The phase kickback QVR can also be used to efficiently produce ancillas for PAR if
the same rotation RZ(φ) is required frequently. Applying QVR with the appropriate
ξ to |+〉|+〉|+〉... will produce the set of ancillas needed for PAR, but requiring only
one addition circuit for the entire set instead of a phase kickback addition or approxi-
mation sequence for each ancilla qubit, which can be seen by comparing Fig. 7.4 with
the pre-computed ancillas in Fig. 7.7. Creating the necessary Fourier state |γ(k[ξ])〉 is
more expensive than a single phase rotation, so there is a net gain only if a certain
rotation RZ(φ) is used multiple times.
Another application of combining QVR and PAR is to use the n-qubit Fourier
state |γ(1)〉 to approximate a phase rotation RZ(φ) with a modified PAR technique.
Calculate a =
⌊
2n φ
2pi
⌉
as a temporary variable. For each qubit in |γ(1)〉, beginning
with the least-significant, apply this procedure iteratively:
• If a is odd, apply the ancilla rotation in Fig. 7.6 using the least-significant
remaining qubit from |γ(1)〉. If the measurement result is |0〉 (positive-angle
rotation), set b← (a+ 1)/2; if result is |1〉, set b← (a− 1)/2.
• If a is even, discard the least-significant qubit and set b← a/2.
• Set a← b and iterate from the beginning.
Since the least-significant bit of |γ(1)〉 is either consumed or discarded in each iteration,
the size of this register is shrinking. After iterating through all the qubits, the Fourier
state has been used to implement phase rotation RZ(
⌊
2n φ
2pi
⌉
2pi/2n), which is the
closest n-bit-discretized rotation to RZ(φ). This is very similar to the technique in
Ref. [12], except the Fourier state is produced more efficiently through distillation
rather than approximation sequences.
7.4 Resource Analysis for Phase Rotations
This section estimates the resource costs for the phase rotations considered above.
The list of methods considered is not exhaustive, so the estimates here are not the
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final word in fault-tolerant phase rotations. Still, the examples chosen show a variety
of techniques in fault-tolerant quantum computing, so the resource costs should be
representative of the intrinsic costs for approximating rotation gates by any method.
All of these techniques depend on the results from Chapters 5 and 6.
The distance metric in Eqn. (7.2) is not a probability of error. To determine the
probability of an error introduced by approximating U with U˜ , one would use
max
|ψ〉
∣∣∣〈ψ|U †U˜ |ψ〉∣∣∣ = F 2. (7.12)
Probability of error is the combination of approximation errors and logical failure:
pout = F
2 + pL. (7.13)
When many approximate rotation gates are used in an algorithm, these probabilities
sum together in a manner that implicity assumes that approximation errors sum
incoherently. This assumption simplifies the analysis, and it will hold in practice
if there is sufficient variety in the rotation paths through Hilbert space (i.e., the
sequence of gates appears random). On the other hand, it is trivial to construct
examples where this assumption breaks down, so the circuit designer must be aware
of the dangers.
The best results for approximating single-qubit rotations with sequences of T gates
and Clifford gates each require about 3–4 T gates per bit of precision [145, 147]. The
KMM method requires at most 2 ancilla qubits, as opposed to (2n − 1) for phase
kickback, but the total resource costs from non-Clifford gates will dominate in most
cases. Reference [147] estimates the number of T gates is
C
(T )
KMM = 10.7 log10(1/F )− 23.0. (7.14)
Similarly, the BGS approach [158] produces approximation sequences using V gates
and Clifford operations, where each V gate can be produced probabilistically using a
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Toffoli gate. In this case, the cost in Toffoli gates is
C
(Tof)
BGS = 6.62 log10(1/F )− 0.11, (7.15)
including the probabilistic nature of the V -gate construction in Fig. 7.2. The coeffi-
cients of log10(1/F ) are similar, so incorporating the previously calculated costs for
T and Toffoli gates is necessary to accurately compare the costs of these methods.
The accuracy of phase kickback depends on the number of bits in the Fourier state
and adder. A rotation using p bits of precision has accuracy
F =
√
1− 1
2
|1 + exp(ipi/2p)| ≈ 1√
8
( pi
2p
)
, (7.16)
where approximation is correct to at least four significant figures for p ≥ 6. A phase
kickback rotation accurate to p bits has the succinct error expression log2(1/F ) ≈
p− 0.15, so the number of bits in the Fourier state is very nearly the number of bits
of accuracy. For explicit comparison with the preceding methods, the cost in Toffoli
gates is
C
(Tof)
PK = 3.32 log10(1/F )− 0.50. (7.17)
Using phase kickback to approximate an arbitrary phase rotation with bounded
error probability pout < 2
−2(n−1.15) requires an n-qubit, |γ(1)〉 Fourier state, including
the residual error in the Fourier state from distillation. As shown in Section 5.3,
preparing such a state requires O(n log n) Toffoli gates, but this initialization need
only be performed once. Each phase-kickback rotation uses an addition circuit, which
requires at most 2(n − 2) Toffoli gates [140]. However, for this special case, one of
the addends is a known value (the quantity u from Eqn. (7.8)). Using this fact, one
can simplify the adder and “short-circuit” half of the Toffoli gates, replacing them
with Clifford gates. A single-qubit phase rotation with a precision of pi/2n−1 radians,
which is (n− 1) bits of precision, requires just (n− 2) Toffoli gates, n qubits for the
Fourier states, and (n−1) ancilla qubits for the internal carry operations of the adder.
Forming controlled-rotation gates is simple as well. Each additional control input to
the multi-qubit gate requires one more Toffoli gate and one more ancilla qubit (see
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Fig. 7.1).
The resource costs for a fault-tolerant, single-qubit rotation are plotted in Fig. 7.8.
In addition to the approximation error F , each rotation has positive error probabil-
ity associated with logical error in the surface code. As in previous chapters, only
efficient protocols (i.e. not dominated by other protocols) are plotted. Each of the
methods from this chapter are considered: KMM [147] and BGS [158] approximation
sequences; phase kickback [55, 117, 138]; and programmable ancilla rotations [12, 117].
The KMM protocol uses T gates and other Clifford-group gates. The BGS protocol
uses V gates that are produced using the Toffoli-based construction in Fig. 7.2. Phase
kickback uses a Fourier state |γ(1)〉 and a CDKM adder, both of which are analzyed
in Section 5.3. The PAR consumes a Fourier state |γ(1)〉 using the alternative con-
struction at the end of Section 7.3, as opposed to programmed states.
Examining Fig. 7.8, the resource costs are very similar for all of the methods,
despite the methods themselves being significantly different. This might suggest
some fundamental lower bound to the cost of approximating phase rotations in the
surface code, similar to the theoretical results of Ref. [163], but the evidence here is
far from conclusive. Additionally, I do not use a Trivial Upper Bound for the resource
estimates in this chapter, because it is not obvious what it would be. All that can be
said is that these resource costs are a sampling of the least costly methods available,
implemented in the best error correction scheme available under present assumptions.
In terms of policy, Fig. 7.8 suggests that one should use KMM protocols for rotations
with error probability above pout = 10
−10, and phase kickback for rotations with error
probability below pout = 10
−10.
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Figure 7.8: Resource costs for fault-tolerant phase rotations. The error rate at the
hardware level is pg = 10
−3. The KMM [147] and BGS [158] protocols are named
for the authors which propose them. The sharp jump in KMM resources around
pout = 10
−10 is due to a sharp jump in the cost of T gates around pT = 10−12. By
contrast, the other three protocols use Toffoli gates. Phase kickback uses the CDKM
adder [140] with short-circuit, and the cost of distillation is presumed to be negligible
if the Fourier state is used sufficiently often. The PAR consumes a Fourier state for
each rotation, so its volume cost is dominated by Fourier-state distillation.
Chapter 8
Quantum Simulation Algorithms
Quantum simulation inspired Richard Feynman to propose the idea of a quantum
computer in 1982 [111]. His reasoning was that while it is difficult for a classical
computer perform calculations in the exponentially expanding Hilbert space of a sim-
ulation problem, quantum systems evolve in this manner naturally. Therefore, it
should be possible for one controllable quantum system to reproduce the physics of
another quantum system. Despite this early start, algorithms for simulation using
quantum computers were not developed until several years later [15, 115]. Aspuru-
Guzik et al. demonstrated that these simulation algorithms could be applied to quan-
tum chemistry, which showed how quantum computers might be useful for everyday
problems in science and engineering [16]. Quantum chemistry simulations are consid-
ered throughout this chapter because they exhibit most of the features of quantum
simulation. However, many other proposals exist, such as spin lattice models [164],
lattice gas automata [165] and lattice gauge theories [166], or quantum chaos theo-
ries [167]. As with preceding chapters, I focus here on fault-tolerant circuit-model
computation, but there are alternative proposals for special-purpose simulators as
well [17, 112, 113, 168, 169].
Quantum simulation is now one of the most prominent and intensely researched
quantum algorithms. In fact, there is not one algorithm but instead a broad family
of algorithms. At the heart of each is the time-dependent Schro¨dinger’s equation. In
essence, each simulation algorithm propagates the state vector in time with dynamics
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governed by the Hamiltonian. Just as Feynman envisioned, an artificial quantum
system (in the quantum computer) evolves in simulated time as an approximation to
the natural evolution of a quantum system in real time. Because the quantum com-
puter must represent states in its own form of encoding, such as qubits, simulation
algorithms introduce approximations that must be understood. Moreover, simulation
algorithms can calculate many different properties of a quantum system, including
energy eigenvalues, chemical reaction rates, and polarizability [17, 116]. I will con-
sider the problem of using simulation to determine an energy eigenvalue for a chosen
Hamiltonian. Energy eigenvalues are calculated using the phase estimation algorithm,
which is an important application of the quantum Fourier transform. A reader inter-
ested in calculating other quantities is referred to several review papers [17, 116, 170].
Quantum chemistry simulation may be one of the most useful applications of
quantum computers. Quantum chemistry and band structure calculations account
for up to 30% of the computation time used at supercomputer centers [171], and ab
initio chemistry is one of the two physics-simulation applications which dominate the
use of supercomputing resources (the other being fusion-energy research). The most-
employed techniques include density functional theory and polynomially-tractable
approximate quantum chemistry methods [172]. Despite the success of these methods,
for example, in simulating the dynamics of a small protein from first principles [173]
or in predicting novel materials [174], they are still approximate, and much work is
carried out in developing more accurate methods. Quantum simulators offer a fresh
approach to quantum chemistry [17], as they are predicted to allow for the exact
simulation (within a selected basis) of a chemical system in polynomial time. A
quantum computer of a sufficient size, say 128 logical quantum bits [16, 116], would
already outperform the best classical computers for exact chemical simulation. This
would open the door to high-quality ab initio data for parameterizing force fields
for molecular dynamics [175] or understanding complex chemical mechanisms such as
soot formation [176], where a number of different chemical species must be compared.
The difficulty of solving these problems with conventional methods suggests that
computational chemistry would be one of the first novel applications of universal
quantum computers.
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This section provides an overview of some common forms of quantum simulation,
particularly for quantum chemistry. Simulation algorithms depend heavily on phase
rotations, so the methods in this chapter demonstrate the importance of the logic
constructions developed in Chapters 5–7. In addition to building on results from
prior chapters, several improvements to simulation algorithms are considered here.
8.1 Schro¨dinger Equation in a Quantum Computer
It is straightforward to show that a universal quantum computer can simulate other
quantum systems. Quantum computers themselves are quantum systems that (ide-
ally) evolve according to the time-dependent Schro¨dinger equation:
ih¯
∂
∂t
|ψ〉 = Hˆ|ψ〉. (8.1)
Given some initial state |ψ(0)〉, the propagator for time evolution is |ψ(t)〉 = U(t)|ψ(0)〉
given by
U(t) = T exp
(−i
h¯
∫ t
0
Hˆ(τ)dτ
)
, (8.2)
where T is the time-ordering operator that applies if commutator
[
Hˆ(ti), Hˆ(tj)
]
is
not zero for all ti 6= tj. If one has a universal quantum computer of arbitrary size,
then in principle one can represent |ψ(0)〉 and apply any operation U(t), reproducing
the evolution of any quantum system.
The way in which the simulated system is encoded into qubits is a defining as-
pect of the simulation algorithm. Encoding dictates both the memory requirements
(number of qubits) and computation efficiency (number of gates). This chapter con-
siders two forms of encoding for chemistry, second-quantized and first-quantized.
There are, of course, tradeoffs between these approaches, where second-quantized
tends to require fewer qubits while first-quantized has lower asymptotic execution
time [116, 117]. In most cases, encoding is approximate, and higher accuracy comes
at the cost of more qubits and gates.
The Schro¨dinger equation determines the dynamics of a quantum system, so the
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quantum computer must reproduce the propagator in Eqn. (8.2) for the chosen en-
coding. In most cases, the propagator cannot be implemented exactly, so it must be
approximated. A common approach is to separate the Hamiltonian into terms which
can be implemented efficiently and form an approximation using a Trotter-Suzuki
sequence [17, 177–179]. For example, if Hˆ = A + B, where e−iAt and e−iBt can be
implemented efficiently, then full propagator can be approximated as
e−iHˆt ≈ [e−iAt/ne−iBt/n]n . (8.3)
Where the approximation becomes exact in the limit n→∞, with leading error term
O(t2/n). However, only finite n can be used because of practical resource constraints,
so one might instead use a second-order Trotter-Suzuki sequence
e−iHˆt ≈ [e−iAt/(2n)e−iBt/ne−iAt/(2n)]n , (8.4)
which has leading error term O(t3/n2). Wiebe et al. analyzed this problem and found
that the optimal number of exponential operations is approximately linear in t, the
length of simulated time [179].
A digital quantum simulation algorithm consists of three primary steps (Fig. 8.1):
state preparation, simulated time evolution, and measurement readout. This chap-
ter focuses on the second step, evolving the system in simulated time, because this
represents the core of the algorithm. Simulation of time evolution on a quantum
computer is a sequence of quantum gates which closely approximates the evolution
propagator in Eqn. (8.2) for the Hamiltonian Hˆ being simulated. In the case of a
time-independent Hamiltonian, U(δt) = exp
(
− i
h¯
Hˆδt
)
, as in Fig. 8.1. The increment
δt is a single time step of simulation, and a simulation algorithm often requires many
time steps, depending on the desired result (e.g. energy eigenvalue). State prepara-
tion and measurement readout are necessary steps which are not discussed here, but
details can be found in references [7, 115, 180–184].
The circuit in Fig. 8.1 implements energy eigenvalue estimation [15, 16], which
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State Preparation:
QFT
. .
 .
Readout
Figure 8.1: Circuit for energy eigenvalue estimation [15, 16]. After preparing an initial
state |ψ0〉, the system is evolved in simulated time by solving the time-dependent
Schro¨dinger equation. Note the system propagators U(2nδt) are controlled by qubits
{|t(n)〉}, where n is the bit index in a register counting simulated time steps of length
δt. A quantum Fourier transform (QFT) on the time register provides an estimate of
an energy eigenvalue. Originally published in Ref. [117]. c©2012 IOP Publishing Ltd.
is a special case of phase estimation [7, 138, 139, 181, 185]. Applying the quan-
tum Fourier transform (QFT) to the simulated time vector transforms the simu-
lated system into the frequency domain, where frequency of complex-phase evolu-
tion is directly proportional to the energy eigenvalue associated with each eigenstate:
exp
(
− i
h¯
Hˆδt
)
|Ej〉 = exp
(− i
h¯
Ejδt
) |Ej〉. By measuring an energy eigenvalue in the
top register of Fig. 8.1 (upper right), the remaining register is projected into the
associated eigenstate [181]. It is worth noting that the full QFT is shown here for
clarity, but in practice one would use the iterative phase estimation algorithm, which
produces the same result at lower resource cost [185].
8.2 Second-Quantized Encoding
Chemistry simulation in the second-quantized form expresses the electronic Hamil-
tonian Hˆ in terms of the creation operators ap
† and the wavefunction in terms of
fermionic (or bosonic) modes |p〉 ≡ ap†|0〉 (i.e., occupation number representation).
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The single-electron molecular orbital picture has provided a practical method for ap-
proximating an N -electron wavefunction. Using second-quantized algorithms, basis
sets in computational chemistry can be imported directly into quantum computational
algorithms. For this reason, both theoretical [16, 186, 187] and experimental [188, 189]
investigations in second-quantized simulation have been performed.
Following the standard construction (see e.g. Ref. [17]), an arbitrary molecular
Hamiltonian in second-quantized form can be expressed as
Hˆ =
∑
p,q
hpqap
†aq +
1
2
∑
p,q,r,s
hpqrsap
†aq†aras, (8.5)
where hpq = 〈p|(Tˆ + VˆN)|q〉 are one-electron integrals (Tˆ is the kinetic energy oper-
ator, and VˆN is the nuclear potential) and hpqrs = 〈pq|Vˆe|rs〉 represent the Coulomb
potential interactions between electrons. All of the terms hpq’s and hpqrs’s are pre-
computed numerically with classical computers, and the values are then used in the
quantum computer to simulate the Hamiltonian evolution through the operators:
Upq = e
−ihpq(ap†aq+aq†ap)δt; (8.6)
and
Upqrs = e
−ihpqrs(ap†aq†aras+as†ar†aqap)δt. (8.7)
These operators are constructed with a Jordan-Wigner transform and an arbitrary
controlled phase rotation CRZ(φ) [187], as shown in Fig. 8.2. The controlled rota-
tions can be constructed using methods in Chapter 7. The Jordan-Wigner trans-
form requires Hadamard, S, and CNOT gates, which are often readily available in
fault-tolerant settings (see Section 3.1). Section 8.2.2 shows how to implement the
Jordan-Wigner transform efficiently.
8.2.1 Finite Precision in Precomputed Integrals
The execution time of a second-quantized simulation algorithm is proportional to the
number of integral terms hpq and hpqrs, as indicated by Eqns. (8.5–8.7). In general,
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Figure 8.2: Excitation operator e−ih12(a1
†a2+a2†a1)δt encoded into a quantum cir-
cuit [187]. Above, φ = h12δt. The gate RX(pi/2) = HSH is in the Clifford group. In
this example, the control qubit |t〉 is used for phase estimation, and the qubits |χ1〉
and |χ2〉 are basis functions (e.g. molecular orbitals). The controlled phase rotations
CRZ(φ) must be approximated using circuits of available fault-tolerant gates, as in
Chapter 7. Modified from version published in Ref. [117].
the number of terms is O(M4) for M single-particle orbitals. However, these integral
terms vary substantially in magnitude, so it is possible to reduce simulation computa-
tion time by omitting the integral terms that are negligibly small, while introducing
only small error. In this way, the effort for evaluating these integrals often scales
somewhere between O(M2) and O(M3) with modern implementations [190], because
typically many integral terms fall below a chosen threshold and can be dropped from
the simulation. Consequently, the execution time of second-quantized simulation is
determined by the number of pre-computed integrals of the form hpq and hpqrs of
sufficiently large magnitude, as well as the efficiency of producing the corresponding
arbitrary phase rotations in the quantum computer, such as CRZ(hpqδt) in the gate
sequence for e−ihpq(a
†
paq+a
†
qap)δt [187].
To illustrate how many integral terms are present in a typical chemical problem,
Ref. [117] calculated the integrals for a second-quantized simulation of lithium hy-
dride, LiH. The integrals are calculated in the minimal basis and in a triple-zeta basis,
using the GAMESS quantum chemistry package [191, 192], at a bond distance of 1.63
A˚, with an integral term cutoff of 10−10 in atomic units. Reference [117] then com-
puted the number of integrals above cutoff using the STO-3G basis [193] containing 12
spin-orbitals (6 spatial orbitals) and the TZVP basis [194] containing 40 spin orbitals
(20 spatial orbitals). The cumulative number of integral terms as a function of cutoff
in TZVP basis is plotted in figure 8.3. With the STO-3G basis, there were 231 non-
zero molecular integrals, but only 99 of them were greater than 10−10 atomic units
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Figure 8.3: The number of integral terms implemented in a second-quantized simula-
tion of LiH using a TZVP basis, as a function of cutoff threshold. Only integral terms
with absolute value above the threshold are implemented in circuits, and the rest are
neglected. As shown in the figure, a cutoff of 10−4 would require the algorithm to
implement just over 9000 integral terms. Originally published in Ref. [117]. c©2012
IOP Publishing Ltd.
in magnitude. This is an order of magnitude below what is expected from O(M4)
scaling. Considering the larger, more accurate basis set (TZVP), there were 22155
non-zero integrals, but only 10315 were greater than the cutoff 10−10. Figure 8.3
shows that a higher cutoff, such as 10−4, can further reduce the number of integrals
in TZVP basis implemented in the simulation. As a result, the effective number of
integral terms the quantum computer must implement as phase rotations is nearly
two orders of magnitude less than the asymptotic analysis would suggest, an example
of the over-estimation of the resource costs that can occur when using asymptotic
estimates. This technique becomes particularly relevant in large molecules since dis-
tant particles interact weakly, and in such an event, many of the associated integral
terms may be negligibly small. Raising the cutoff threshold impacts the accuracy of
the simulation, so one must attempt to balance the resource costs of simulation with
the usefulness of the result.
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Figure 8.4: Rearrangement of the CNOT ladder common in Jordan-Wigner trans-
forms using teleportation. (a) The original CNOT ladder requires an execution time
that grows with the extent of the simulation in qubits. (b) A conceptual diagram
of what teleportation accomplishes. The qubits “move” backwards in time. (c) A
valid quantum circuit that uses teleportation [47, 124, 125] to move qubits in a
manner which allows parallel computation of the CNOTs. The symbol “BSM” is
the Bell state measurement which teleports the qubits; the result of this measure-
ment indicates the Pauli errors which are tracked by the Pauli frame [13]. The
Bell state |Φ+〉 = 1√
2
(|00〉+ |11〉) can be prepared from two |0〉 ancillas using one
Hadamard gate and one CNOT gate. Similarly, the BSM can be implemented using
one Hadamard, one CNOT, and measurement of the two qubits in the computational
basis. Originally published in Ref. [117]. c©2012 IOP Publishing Ltd.
8.2.2 Jordan-Wigner Transform using Teleportation
The second-quantized algorithm uses Jordan-Wigner transforms to implement opera-
tors such as e−ihpq(ap
†aq+aq†ap)δt, and this section shows how to perform such transforms
in constant time. As elaborated in Ref. [187], the circuits for Jordan-Wigner trans-
forms often consist of ladders of CNOT gates, such as the one in Fig. 8.4(a). In a
simulation with M basis states, these ladders can extend across the entire register
of qubits corresponding to these basis states, which leads to the O(M5) asymptotic
runtime quoted in Ref. [17] when there are at most O(M4) integral terms.
The CNOT ladder is a sparse network of Clifford gates, so I show how it may be
implemented in constant time using teleportation [47, 124, 125]. Figure 8.4(b) gives
an intuitive picture for what will be accomplished. If the path of the qubits could
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be rearranged to somehow propagate backwards in time, the CNOT gates could be
implemented simultaneously. Qubits cannot move backwards in time per se, but they
can be moved arbitrarily using teleportation; notice how the conceptual (but unphys-
ical) circuit in Fig. 8.4(b) is realized by a physical circuit in Fig. 8.4(c). Ancilla Bell
states |Φ+〉 = 1√
2
(|00〉+ |11〉) are used to teleport qubits in this rearranged CNOT
ladder. Teleportation introduces a random Pauli error on the teleported qubit, but
it is possible to track these errors and their propagation through CNOT gates using
Pauli frames (see Section 2.3.2). With this modification, it is possible to implement
the Jordan-Wigner transform in constant time, which removes one of the bottlenecks
to high-speed second-quantized simulation. This method could be adapted to im-
plement other Clifford-group circuits in constant time, at the expense of requiring
enough ancilla Bell states.
8.3 First-Quantized Encoding
The first-quantized simulation algorithm is in some ways more complex than the
second-quantized algorithm, but for problems in chemistry larger than a handful of
particles, it is computationally faster [116]. A first-quantized simulation is essentially
a finite-difference method for solving the Schro¨dinger equation. Configuration space is
discretized into a Cartesian grid, and each particle (e.g. electron) has a wavefunction
expressed in a quantum register that which encodes a probability amplitude at each
coordinate on the grid. For example, form a position-basis representation for a single
electron on a 2p×2p×2p grid, which requires only 3p qubits. Explicitly, the electronic
wavefunction is represented as
|ψe〉 =
2p−1∑
x,y,z=0
c(x, y, z)|x〉|y〉|z〉 =
∑
r
c(r)|r〉, (8.8)
where c(x, y, z) is the complex probability amplitude for the electron to occupy the
volume element centered at the position r ≡ (x, y, z). The rightmost part of Eqn. (8.8)
is shorthand that will be used throughout this section. The spin degree of freedom
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can be incorporated by including an extra qubit, and to describe a many-electron
state, the wavefunction has to be properly anti-symmetrized [180, 184].
Methods to simulate the evolution of a time-independent molecular Hamiltonian Hˆ
for problems in quantum chemistry were developed in Refs. [115, 116]. The complete
Hamiltonian in first-quantized form can be expressed as the sum of the kinetic (Tˆ )
and potential (Vˆ ) operators
Hˆ = Tˆ + Vˆ = −
∑
j
h¯2∇j2
2mj
+
1
2
∑
j 6=k
qjqk
4pi0rjk
, (8.9)
where the indices j and k run over all particles (electrons and nuclei) of any given
molecule. Here rjk ≡ |rj − rk| is the distance between particles j and k, which carry
charges qj and qk respectively.
Let us outline how first-quantized simulation works before delving into details.
The core of the algorithm is evolving the Hamiltonian in simulated time, achieved
by applying the propagator U(t) = exp(−iHˆt) (setting h¯ = 1 and assuming Hˆ is
time-independent), which solves the time-dependent Schro¨dinger equation [15]. This
process is readily achieved using the split operator approximation, a form of Trotter-
Suzuki decomposition [17, 170, 178, 179], where the kinetic and potential energy
operators are simulated in alternating steps as
U(t) = e−iHˆt ≈
[
e−iTˆ δt/2e−iVˆ δte−iTˆ δt/2
] t
δt
. (8.10)
The exponent t/δt is the number of times the circuit corresponding to the expres-
sion in brackets is implemented, so it is always an integer. The operators e−iVˆ δt and
e−iTˆ δt are diagonal in the position and momentum bases, respectively. One can switch
the encoded configuration space representation between these two bases by applying
the quantum Fourier transform to each spatial dimension of the wavefunction (cf.
Eqn. (8.8)), which can be efficiently implemented in a quantum computer [154]. Ref-
erence [116] shows how to construct quantum circuits for operators e−iVˆ δt and e−iTˆ δt,
as explained in greater detail below.
To make the first-quantized algorithm fault-tolerant, its constituent operations
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must be decomposed into circuits of fault-tolerant gates such as those in Section 3.1.
Consider the potential energy propagator e−iVˆ δt as an example. Given a b-particle
wavefunction in the position basis as
|ψ1,2,...,b〉 =
∑
r1,r2,...,rb
c(r1, r2, ..., rb)|r1r2...rb〉, (8.11)
where c(·) is the complex amplitude as a function of position in configuration space
and subscripts correspond to particles in the system, one calculates the phase evolu-
tion of the potential operator e−iVˆ δt in three steps, as follows:
∑
r1,...,rb
c(r1, ..., rb)|r1...rb〉|000...〉
−→
∑
r1,...,rb
c(r1, ..., rb)|r1...rb〉|V (r1, ..., rb)〉 (8.12)
−→
∑
r1,...,rb
e−iV (r1,...,rb)δtc(r1, ..., rb)|r1...rb〉|V (r1, ..., rb)〉 (8.13)
−→
∑
r1,...,rb
e−iV (r1,...,rb)δtc(r1, ..., rb)|r1...rb〉|000...〉. (8.14)
First, Eqn. (8.12) calculates the potential energy V (r1, ..., rb) as a function of posi-
tion coordinates [116] (note that Vˆ is diagonal in this basis) and stores the result in
a quantum register |V (r1, r2, ..., rb)〉 to some finite precision. Section 8.3.1 describes
how to implement this operator using fault-tolerant gates for molecular Hamiltoni-
ans. Second, Eqn. (8.13) uses the |V (r1, r2, ..., rb)〉 register in a quantum variable
rotation (QVR from Section 7.2.2) that imparts a phase to each grid point of the
wavefunction in position basis proportional to the potential energy at those coor-
dinates. Finally, the quantum circuit from the first step is reversed in Eqn. (8.14)
to reset the |V (r1, r2, ..., rb)〉 register to |000...〉, also known as “uncomputation” [7].
The sequence of these three steps is equivalent to the operation e−iVˆ δt|ψ〉.
The kinetic energy propagator e−iTˆ δt is calculated similarly in three steps, with the
second also being a QVR. This operator is diagonal in momentum basis, which can be
reached by transforming the representation of the system wavefunction from position
basis {x, y, z} to momentum basis {kx, ky, kz} by applying a QFT along each spatial
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dimension of the encoding in Eqn. (8.8). This form permits efficient calculation of
the kinetic energy operator [116], which is described in Section 8.3.1.
8.3.1 Constructions for First-Quantized Operators
First-quantized molecular simulation represents the simulated system wavefunction on
a Cartesian grid, and the Hamiltonian is calculated with digital arithmetic acting on
this coordinate space. Similar methods were discussed in the supplementary material
for Ref. [116], but I provide analysis incorporating the QVR operation introduced
in Section 7.2.2. The potential energy operator is diagonal in position basis, and
it is the sum of Coulomb interactions between electrons and nuclei in the system:
Vˆ = 1
2
∑
j 6=k Vˆjk, where
Vˆjk =
qjqk
4piε0
(
1
|rj − rk|
)
(8.15)
and qj is the charge of particle j. The prefactor on the RHS of Eqn. (8.15) is a
constant for any given pair of particles, so this scaling factor can be encoded into
the QVR operation. What remains is to calculate 1|rj−rk| over the position-encoded
wavefunction. Each position register can be decomposed in Cartesian components
|r〉 = |x〉|y〉|z〉. For a given pair of particles, one calculates
|rjk2〉 = |(xj − xk)2 + (yj − yk)2 + (zj − zk)2〉. (8.16)
The required multiplication operations can be implemented using quantum adder
circuits [118, 140, 141]. Next the quantity | 1
rjk
〉 is calculated using the Newton-
Raphson method with the iterative equation
an+1 =
1
2
an
(
3− an2rjk2
)
. (8.17)
With suitably chosen initial value a0, Eqn. (8.17) converges within 5 iterations at
32-bit arithmetic, and typically less precision is required for simulation. The regis-
ter | 1
rjk
〉 is used in a QVR with scaling factor ξ = qjqkδt
8pi2ε0h¯
from above, where δt is
the time-step of this simulated evolution and an additional factor 1/2pi comes from
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Eqn. (7.10). Note that each component of | 1
rjk
〉 is entangled to a position-basis com-
ponent of the system wavefunction, so the QVR effectively kicks back a phase to
the wavefunction. Each of the steps prior to the QVR is uncomputed, and the net
effect of this sequence of operations is to implement the potential energy propagator
e−ih¯
−1Vˆjkδt, as in Eqns. (8.12–8.14).
The kinetic energy operator is calculated using a similar approach as the potential
energy. The kinetic energy is the sum of individual kinetic energy operators on each
particle: Tˆ =
∑
j Tˆj, where
Tˆj =
pˆ2j
2mj
=
h¯2|kj|2
2mj
. (8.18)
The quantity mj is the mass and kj = pj/h¯ is the non-relativistic wavevector corre-
sponding to particle j. By performing a quantum Fourier transform along each spatial
dimension of the wavefunction, the system representation is transformed from posi-
tion basis to momentum basis: {x, y, z} → {kx, ky, kz}. This form permits immediate
calculation of magnitude squared of the wavevector:
||k|2〉 = |kx2 + ky2 + kz2〉. (8.19)
The ||k|2〉 register is used in a QVR with scaling factor ξ = h¯δt
4pimj
. Afterwards, the
intermediate registers used in the calculation of ||k|2〉 are uncomputed, and the end
result is the operator e−ih¯
−1Tˆjδt.
Each application of QVR requires a resource-costly Fourier state, but three prop-
erties of the first-quantized simulation algorithm make this approach efficient. First,
there are only a polynomial number of such operations: for b particles, there are b
QVRs in the kinetic energy operator and 1
2
b(b − 1) QVRs in the potential operator.
Second, many of these QVRs have the same scaling factor ξ, so a phase kickback
register can be reused many times without modification. For example, the scaling
factor in the kinetic energy operator is the same for all electrons and nuclei with the
same mass. Third, each |γ(k[ξ])〉 Fourier state can be calculated independently of other
operations in the algorithm, so the impact of this process on circuit depth is minimal.
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8.3.2 Parallel Computation in Potential Energy Operator
The majority of the circuit effort in first-quantized simulation is devoted to calculating
the potential energy [116]. I consider here a technique to substantially reduce the
time needed to calculate the potential energy operator Vˆ , which is simply the sum
of the Coulomb interactions Vˆjk =
qjqk
4pi0rjk
between all pairwise combinations of the
electrons and nuclei. Note that this operator is a function of the positions ri of the
system particles only, so it is diagonal in the position basis |r1r2...rb〉. This fact
means that all terms Vˆjk commute with each other, so they may be calculated in any
order. Moreover, there are many sets of the Vˆjk operators that are disjoint, which
means that each particle in the system is acted on by just one operator in the set.
Using this observation, for example, one may calculate the Coulomb interaction Vˆ12
between particles 1 and 2 at the same time as Vˆ34 between particles 3 and 4, and so
on. In general, for a system of b particles, there are 1
2
b(b − 1) pairwise interactions,
and the algorithm can perform b b
2
c pairs in parallel, which means that a potential
energy operator with O(b2) terms can be calculated in O(b) time. This parallelism
can increase the speed of simulation significantly since evaluation of the potential
energy dominates resource costs [13].
The potential operator calculation can be further parallelized to achieve O(log b)
or O(1) (constant) circuit depth. Exploiting the fact that all Vˆjk are diagonal in
position basis (and hence commute), use transversal CNOT gates to copy the data
in position-basis particle wavefunction onto multiple empty quantum registers. For a
single particle, this process is(
2p−1∑
x,y,z=0
c(x, y, z)|x〉|y〉|z〉
)
|000...〉|000...〉...
→
2p−1∑
x,y,z=0
c(x, y, z) (|x〉|y〉|z〉) (|x〉|y〉|z〉) (|x〉|y〉|z〉) ... (8.20)
For b particles, the copy operation is performed b−2 times (for b−1 total copies), which
can be fanned out using a binary tree with depth dlog2(b−1)e; constant depth can be
CHAPTER 8. QUANTUM SIMULATION ALGORITHMS 160
achieved in some quantum computer architectures which support one-control/many-
target CNOTs, such as the surface code [13, 60] or in general architectures using
a teleportation circuit similar to those described in Section 8.2.2. This approach is
similar to that employed in Ref. [139] to produce a parallel circuit for the QFT. The
system wavefunction is now expanded to the state
|ψexpand〉 =
∑
r1,...,rb
c(r1, ..., rb) (|r1〉)⊗(b−1) ... (|rb〉)⊗(b−1) , (8.21)
which requires O(b2) memory space. Note that this process is not cloning—the
position-basis particle registers are still entangled to one another. With multiple ac-
cessible copies of each particle’s position-basis information, the particles are matched
in all b(b − 1) possible pairings, and the potential energy operator applied to each
pairing in parallel, which can be accomplished in constant time, but still requires
O(b2) circuit effort. After each of the potential energy operators Vˆjk kicks back a
phase, the excess copies of each particle wavefunction are uncomputed by reversing
the tree of CNOTs above. The preceding example demonstrates that it is possible to
calculate Vˆ in time which is sub-linear in the number of particles, even if each Vˆjk is
treated as a black box operator. In practice, more efficient circuits can be produced
by generating the internal “workspace” registers of Vˆ in parallel, rather than making
copies of the input registers
∑
r1,...,rb
c(r1, ..., rb)|r1...rb〉 (see Section 8.3.1).
Chapter 9
Strategies for Quantum Logic
Synthesis
This chapter serves as a high-level summary of the methods for synthesizing quantum
logic. In particular, this chapter identifies patterns in the methods from preceding
chapters. These patterns may point to new methods for reducing resource costs, or
they may suggest limitations on what is possible. Either way, the patterns serve
as guidelines to applying logic synthesis with current methods. Each section of this
chapter considers a strategy to synthesize resource-efficient programs, except the last,
which makes some general observations and speculates on the limits of logic synthesis.
9.1 Checkpoint States and Validation before Tele-
portation
The resource overhead for error correction can be greatly reduced by using post-
selected computation. In this paradigm, intermediate states of the algorithm are
verified before proceeding. I will call these “checkpoint states.” The only requirement
of a checkpoint state is that it must be sufficiently well described that a validation
procedure is possible. A checkpoint state is useful in practice when the validation
procedure requires fewer resources than a naive fault-tolerant program which creates
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the same state.
Encoding processes into quantum look-up tables (QLUTs) is an effective use of
checkpoint states. The maxim “validation before teleportation” is directly related to
QLUTs. By design, each QLUT is independent of the rest of the computation. If a
faulty QLUT is identified, it may be discarded with no far-reaching consequences, and
the only penalty is that the QLUT preparation must be repeated. If the probability
of the QLUT being rejected is modestly low (say 1% or less), then the overhead
of occasionally rejecting QLUTs is negligible. At the same time, a well-designed
validation protocol can produce a high-fidelity QLUT using fewer resources than the
logically equivalent but naive procedure. When the QLUT preparation succeeds, the
associated gate is teleported into the computation.
9.2 Validation for Asymmetric Error Models
Asymmetric error models present an opportunity to reduce resource costs. Simply
put, one should allocate error correction only where it is needed. Several examples
of this heuristic appeared in Chapters 5 and 6. The reason for using magic-state
distillation is that it completes universality, filling in the gaps of an error correction
scheme like the surface code. When universality is achieved through distillation, most
of the underlying gates used by the protocol are protected by the surface code. The
distillation code is chosen in such a way that best addresses T -gate errors, and often
these codes are not especially good for other purposes.
Toffoli gates can also use codes suited to a very specific error model. The D2
construction (Section 6.3) fundamentally relies on a phase-flip code to catch an error
in one of the T gates. The CNOT gates are arranged in a way that ensures such an
error is caught, using the assumption that these gates are made sufficiently reliable by
the surface code. The C4C6 construction expands on this approach to catch as many
as three errors in T gates, but C4C6 introduces a new trick. Because the validation in
C4C6 can catch logical Z errors, the demands on the surface code can be relaxed by
placing primal defects closer together (Section 6.4). The reduced spacing of defects
saves resources, but it depends on the overlapping nature of the surface code and the
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C4/C6 code, which work together instead of independently. Because logical Z errors
are only detected (not corrected), the state must be discarded upon such an event,
but this post-selection was already incorporated for T -gate errors.
The distillation of Fourier states in Section 5.3 is another area where error detec-
tion is customized. The distillation protocol acts in the basis of Fourier states, and a
quantum Fourier transform (QFT) is required to measure in this basis. The trick here
is that the protocol only needs to detect the Fourier state |γ(0)〉 = |+〉|+〉 . . ., which
happens to be a state that can be detected with X-basis measurements native to the
surface code (and many other codes). If any other result is obtained, the protocol
has certainly failed, so the relatively costly QFT is avoided.
9.3 Hierarchical Logic Synthesis
Hierarchical logic synthesis is a design principle where error suppression is achieved
in multiple stages. The quantum program is separated into subprograms, each having
economical validation. These subprograms are further divided into verifiable compo-
nents, and so on. By distributing error correction across multiple levels, there is no
wasted effort. A counter-example is the naive design principle where one distills very
high fidelity T gates, then produces programs from them without any subsequent
validation. This was the approach taken in Chapter 2 and Ref. [13]. This was also
the Trivial Upper Bound for Toffoli gates in Section 6.5, and the optimized logic that
divided error correction between T gates and Toffoli (C4C6 in this case) reduced cost
by a factor of 20 for output error 10−12 (see Fig. 6.18).
Another example of hierarchical logic is Fourier-state distillation from Section 5.3,
which is tasked with producing the state |γ(1)〉. The Fourier state is separable, mean-
ing it could be prepared by independent phase rotations from gate approximation
sequences (Chapter 7); this could serve as the Trivial Upper Bound on resources.
Instead, Fourier-state distillation distills noisy Fourier states using adders (a form of
phase kickback QVR, Chapter 7), which are made of optimized Toffoli gates (Chap-
ter 6), which also use distilled T gates (Chapter 5) for high-fidelity quantum programs.
Efficient validation is available for each process, so there is less burden on surface code
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error correction. Importantly, the best overall design uses validation techniques in
all stages, as opposed to, say, producing high-fidelity T gates and naively building
Toffoli gates and adders from them. If drawn out, the flow of logic components is
a tree structure, where T gates flow into Toffoli gates, which flow into adders; the
adders themselves vary in size and error probability with the round of distillation.
The general strategy for hierarchical logic synthesis begins by finding checkpoint
states which are easy to verify. As shown in Chapters 5 and 6, |A〉 = (1/√2)(|0〉 +
eipi/4|1〉) (QLUT for T gate), the QLUT for the Toffoli gate, and Fourier states make
good checkpoints. The next step is to synthesize a quantum program in a tree fashion,
where each level is a checkpoint state. As many states from level n− 1 feed into level
n, the error probability is approximately the sum of errors for all input states. The
error at level n is then suppressed using the appropriate validation procedure. In
this manner, the error probability in any component of the program can actually
be much higher than the naive approach that suppresses errors at the lowest level
(think high-fidelity T gates, as in Chapter 2) and does not verify intermediate states.
Less error correction means lower resource costs, which is why hierarchical designs
emerged as the efficient solution in several places throughout this thesis. I believe
this hierarchical approach will play an important role in the future of logic synthesis.
9.4 General Observations and Speculation
Multiple examples of checkpoint states were identified in Chapters 5, 6, and 7. These
include: |A〉, the QLUT for T gates (Sections 5.1 and 5.2); Fourier states (Sec-
tion 5.3); the QLUT for controlled-controlled-Z and Toffoli gates (Chapter 6); and
programmable ancilla rotations (Section 7.3). All of these checkpoint states have no-
table common features. Each is a QLUT that replaces an otherwise costly quantum
program. For each, the corresponding program is either diagonal in the computa-
tional basis or simple to diagonalize, such as diagonalizing Toffoli with Hadamard
gates. Finally, the eigenvalues of the associated program can be compactly described,
either because the program acts on one to three qubits or the eigenvalues follow a
simple pattern, such as the eigenvalues of phase kickback QVR (associated with a
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Fourier state) being roots of unity and regularly spaced around the unit circle.
The observed patterns are directly related to a QLUT being useful in practice.
A checkpoint state having a simple description is necessary for a simple validation
procedure to exist. This allows us to speculate, is it always advisable to transform
a program into a teleportation procedure using a checkpoint state? Probably not.
Technically, one can validate any state by, for example, finding a unitary gate for
which this state is an eigenvector with eigenvalue distinct from all other eigenvectors,
then performing phase estimation; and one can encode any program into a QLUT, as
shown in Chapter 4. However, an important practical criterion for checkpoint states
and specifically QLUTs is that their use saves resources. With current understanding,
the use of checkpoint states only yields a net reduction in resources for special cases
like those considered above.
To see why it important to understand the limits on checkpoint states, consider an
important unsolved case. Simulation algorithms often repeat the same U(t) = e−iHˆt
process, where Hˆ is some encoded Hamiltonian, many times as a subroutine in phase
estimation (see Chapter 8). Having a QLUT for U(t) could in theory save substantial
resources. However, the point of the simulation algorithm is to diagonalize U , because
for general Hamiltonians this is a hard problem. A paradox seems to exist: design-
ing a QLUT with validation requires diagonalizing U , but diagonalizing U obviates
the need for the QLUT. Without a simple description for the eigenvalues/vectors
of U , there is no currently known method to produce the associated QLUT-driven
program efficiently. Finding a more general procedure for synthesizing QLUT-driven
programs, especially those associated with processes like U(t) that in general do not
have compactly described eigenvalues and eigenvectors, would be a valuable tool in
logic synthesis.
Chapter 10
Discussion
Quantum logic synthesis is maturing as a research field. The earliest incarnations were
concerned with counting the number of logical qubits or gates used by an algorithm [7,
108, 110, 115, 161]. After the results of magic-state distillation percolated through
the community, it was appreciated that some gates, like the T gate, were much more
costly than others [12–14, 64, 101]. The maxim that emerged was “minimize number
of T gates.” (Arguably, this is still conventional wisdom at the time of writing).
However, algorithms rarely need T gates explicitly. The most frequent use of T gates
is to make Toffoli gates, and Chapter 6 shows that there are better ways to make
Toffoli gates than naively producing high-fidelity T gates, where the latter was the
basis of the Trivial Upper Bound for a Toffoli gate. The evolving role of logic synthesis
is to find the true costs of fault-tolerant quantum computing, and minimize them
however possible.
The importance of logic synthesis was demonstrated here multiple times, with
the most dramatic results given in Chapters 5 and 6. Scaling surface code distance
to a level appropriate to each round of Bravyi-Kitaev distillation reduces volume by
about a factor of 25, for T -gate error of 10−12 (see Fig. 5.6). For Toffoli gates with
error 10−12, selecting the optimal C4C6 design over the 7T design reduces volume
by a factor of 20, when both have access to optimized T gates (Fig. 6.18). Without
optimized T gates, the disparity is a factor of 500. Considering not-optimized logic
was used to produce the resource estimates in Chapter 2 and Ref. [13] (as well as others
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in the literature), there is substantial room to lower the requirements for quantum
hardware. The intimidating predictions of “100 million qubits,” given just a year
ago [13, 14], are not the final word in fault-tolerant quantum logic.
There are limitations in the analysis I provide, though this represents an oppor-
tunity for future work. The only form of magic-state distillation analyzed fully in the
surface code was Bravy-Kitaev 15-to-1 distillation for T gates. I give two justifications
for this. First, as discussed in Section 5.2, codes which distill multiple output states
lead to correlated errors, which are problematic. The 15-to-1 protocol is the only one
I considered that does not have this complication. Second, a list of protocols was an-
alyzed under the auspices of multilevel distillation. Therein, I did find protocols that
outperform Bravyi-Kitaev as measured by counting input states to output states by
about a factor of two or three around error 10−12 (Fig. 5.9). This counting of states
is easy to do, but it is not a complete representation of resource costs. I avoided
distillation protocols that distill multiple qubits with correlated errors because they
are complicated to construct in the surface code. However, these same protocols
might be more efficient than Bravyi-Kitaev, as shown in Ref. [100], depending on
how much overhead is required for “routing” qubits around. Given the importance
of magic-state distillation in general, this matter deserves further analysis.
Chapter 7 concludes with an interesting result: a handful of methods for approxi-
mating phase rotations, developed in different ways by different authors, have similar
performance. I noted before that this could suggest some fundamental lower bound
on resource costs, but this is still speculative. The findings do show that no sin-
gle method is always the best, and I selected what I think are the most promising
techniques developed so far. For even such a narrowly defined problem, opportunities
remain for optimization and custom tailoring to yet-to-be-built machine architectures.
I find this exciting, and I look forward to seeing how the field evolves.
The next frontier of logic synthesis, I believe, is hierarchical quantum logic. The
argument to support this claim is inductive. When a program is divided into subpro-
grams, the resource cost is minimized when those subprograms have efficient verifi-
cation. If one zooms into each subprogram, then the best strategy is to verify each
of its subroutines, and so on. Fourier-state distillation, proposed in Section 5.3 and
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discussed further in Section 9.3, provides an excellent example. The optimal design,
which comes naturally from a broad search over possible protocols, divides the prob-
lem into multiple levels of verification, from T gates to Toffoli gates to adders of
varying size and reliability. This hierarchical design simply emerges as the one that
minimizes resource costs, but it also highlights what I think is a valuable principle
for logic synthesis in the future.
Finally, the tone throughout much of this thesis has been one of “survival of the
fittest,” where different logic constructions go head-to-head, vying for the title of
Most Efficient. I believe this was appropriate, but not for the apparent reason of
finding the Most Efficient. The true value of this work is the methodology, which has
two components: (1) knowing how to design logic, both for correctness and with good
heuristics; and (2) knowing how to evaluate the resource cost of logic. Although I am
satisfied with my analysis and, in some cases, proud of the techniques I develop, I
sincerely hope that the logic constructions considered here are made obsolete as soon
as possible. To do so would require novel advances in logic synthesis, which is what
this has all been about.
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